DRC for new technology

[Deepak Sekar]

Hi,

I've created a new technology by editing the existing nMOS technology
in Electric. I'm unable to run DRC on it though, it says "Exception
caught" and gives me the following error message. Has anyone
encountered this issue yet? Any countermeasures?

Thank you,
Deepak
------------------------------------------------------------------------------
Running DRC with area bit on, extension bit on
Checking again hierarchy .... (0.0 secs)
Found 10 networks
Checking cell 'nmos{lay}'
java.lang.AssertionError
at com.sun.electric.tool.drc.DRC.cropActiveArc(DRC.java:106)
at com.sun.electric.tool.drc.Quick.checkArcInst(Quick.java:855)
at com.sun.electric.tool.drc.Quick.checkThisCell(Quick.java:547)
at com.sun.electric.tool.drc.Quick.doCheck(Quick.java:336)
at com.sun.electric.tool.drc.Quick.checkDesignRules(Quick.java:157)
at com.sun.electric.tool.drc.DRC$CheckDRCHierarchically.doIt(DRC.java:
1465)
at com.sun.electric.tool.EThread.run(EThread.java:117)

[gildav]

Deepak

Can I have access to your new tech? The exception below might suggest
that something is not OK with it.

Thanks

Gilda

Deepak Sekar wrote, on 8/13/12 4:45 PM:

[Deepak Sekar]

Hi Gilda,

Thanks for helping out.

Attached is the xml file for my new technology.

Deepak
PS: I'll be glad to provide a consulting fee for any time you spend on this. If you're interested in the opportunity, please do let me know at deepak....@gmail.com



-------------------------------------------------------------------------------------------------------------

[gildav]

Deepak

The xml tech doesn't have any drc rule so I don't see how it could have reached the code in the exception below (at least with the simple example I created)

Gilda

Deepak Sekar wrote, on 8/15/12 2:58 PM:

--
You received this message because you are subscribed to the Google Groups "Electric VLSI Editor" group.
To view this discussion on the web visit https://groups.google.com/d/msg/electricvlsi/-/wP0Iwe08y-sJ.
To post to this group, send email to electr...@googlegroups.com.
To unsubscribe from this group, send email to electricvlsi...@googlegroups.com.
For more options, visit this group at http://groups.google.com/group/electricvlsi?hl=en.

[Deepak Sekar]

Hi Gilda,

I tried loading the DRC rules, and it didn't work. Attached is the DRC file I loaded just to check this out.

You can try some arbitrary value and check it out if you want... for example, you could try minimum metal width to be 2.4um (2 lambda)

Thank you,
Deepak

[Deepak Sekar]

Hi Gilda,

I changed my technology to have just one layer (a metal layer). Still having issues with DRC. Am getting the same bug. I spent some time checking out if DRC works for other technologies (eg) the built-in nMOS technology. Am having trouble with that.

Have copied below notes from previous users in the group showing the same issue...
https://groups.google.com/d/msg/electricvlsi/1Cj3Oa9DnbM/ALLNOVRzQoYJ

Thanks for your help once again,
Deepak

On Thursday, August 16, 2012 4:51:10 PM UTC-7, Deepak Sekar wrote:

Hi Gilda,

I tried loading the DRC rules, and it didn't work. Attached is the DRC file I loaded just to check this out.

You can try some arbitrary value and check it out if you want... for example, you could try minimum metal width to be 2.4um (2 lambda)

Thank you,
Deepak

On Thu, Aug 16, 2012 at 4:28 PM, gildav <gil...@gmail.com> wrote:

Deepak

The xml tech doesn't have any drc rule so I don't see how it could have reached the code in the exception below (at least with the simple example I created)

Gilda

Deepak Sekar wrote, on 8/15/12 2:58 PM:

Hi Gilda,

Thanks for helping out.

Attached is the xml file for my new technology.

Deepak

To unsubscribe from this group, send email to electricvlsi+unsubscribe@googlegroups.com.

For more options, visit this group at http://groups.google.com/group/electricvlsi?hl=en.

--
You received this message because you are subscribed to the Google Groups "Electric VLSI Editor" group.
To post to this group, send email to electr...@googlegroups.com.

To unsubscribe from this group, send email to electricvlsi+unsubscribe@googlegroups.com.

[gildav]

Deepak

Deepak Sekar wrote, on 8/19/12 6:54 AM:

> I changed my technology to have just one layer (a metal layer). Still
> having issues with DRC. Am getting the same bug. I spent some time
> checking out if DRC works for other technologies (eg) the built-in
> nMOS technology. Am having trouble with that.

The issue should be fixed in the next release. For now add a spacing
rule to your deck like

<LayersRule ruleName="7.2 Mercury Spacing Rule" layerNames="{Metal,
Metal}" type="UCONSPA" when="ALL" value="2"/>

>
> Have copied below notes from previous users in the group showing the
> same issue...
> https://groups.google.com/d/msg/electricvlsi/1Cj3Oa9DnbM/ALLNOVRzQoYJ

That is a different issue and quite old (2007) actually.

Gilda