From Section 4.1:
Debug Mode is a special processor mode used only when a hart is halted for external debugging.
When stepping an instruction, the processor is not in debug mode, since the special behaviour listed in Section 4.1 does not apply to the single instruction that is executed.
Moreover, Section 4.3 says:
A debugger can cause a halted hart to execute a single instruction and then re-enter Debug Mode by setting step before setting resumereq.
The implication is that the single instruction is executed not in debug mode, since debug mode is re-entered after the instruction.
Does this clarify?
Cheers,
PA
--
You received this message because you are subscribed to the Google Groups "RISC-V Debug Group" group.
To unsubscribe from this group and stop receiving emails from it, send an email to debug+un...@groups.riscv.org.
To post to this group, send email to de...@groups.riscv.org.
Visit this group at https://groups.google.com/a/groups.riscv.org/group/debug/.
To view this discussion on the web visit https://groups.google.com/a/groups.riscv.org/d/msgid/debug/DM5PR2201MB1036B478C919E5CB45C928BCF9160%40DM5PR2201MB1036.namprd22.prod.outlook.com.
--
You received this message because you are subscribed to the Google Groups "RISC-V Debug Group" group.
To unsubscribe from this group and stop receiving emails from it, send an email to debug+un...@groups.riscv.org.
To post to this group, send email to de...@groups.riscv.org.
Visit this group at https://groups.google.com/a/groups.riscv.org/group/debug/.
To view this discussion on the web visit https://groups.google.com/a/groups.riscv.org/d/msgid/debug/9912545a-bf99-cd69-8d8f-8e2a3e6fe172%40astc-design.com.
To view this discussion on the web visit https://groups.google.com/a/groups.riscv.org/d/msgid/debug/CAKnTnFT4-69TeadLe_b%2BUfRAgtqvbWOOC849_Px61hDRyjaF8w%40mail.gmail.com.
Thanks Tim. Agreed.
PA