Question on resume ack

Peter Ashenden

unread,

Oct 16, 2018, 1:59:56 AM10/16/18

to de...@groups.riscv.org

Folks,

Not sure why I didn't notice this before...

In Section 3.5, Run Control:

When a debugger writes 1 to resumereq, each selected hart's resume ack bit is cleared and each selected, halted hart is sent a resume request. Harts respond by resuming, clearing their halted signal, and asserting their running signal. At the end of this process the resume ack bit is cleared.

Should that last word be "set"?

PA

-- 
Peter Ashenden, CTO IC Design, ASTC

Megan Wachs

unread,

Oct 16, 2018, 9:53:58 AM10/16/18

to Peter Ashenden, RISC-V Debug Group

Shoot. You probably didn't notice it before because "clarifying" that wording was one of the last things we did. Looks like we screwed it up. Add it to the errata list, though that one is pretty egregious.

Megan

--
You received this message because you are subscribed to the Google Groups "RISC-V Debug Group" group.
To unsubscribe from this group and stop receiving emails from it, send an email to debug+un...@groups.riscv.org.
To post to this group, send email to de...@groups.riscv.org.
Visit this group at https://groups.google.com/a/groups.riscv.org/group/debug/.
To view this discussion on the web visit https://groups.google.com/a/groups.riscv.org/d/msgid/debug/d5c8265d-77bd-d79f-aa99-fcf087075d4d%40astc-design.com.

--

Megan A. Wachs

Engineer | SiFive, Inc

1875 South Grant Street
Suite 600
San Mateo, CA 94402

me...@sifive.com

Peter Ashenden

unread,

Oct 16, 2018, 7:04:38 PM10/16/18

to Megan Wachs, RISC-V Debug Group

Thanks Megan. It happens. ;-)

Cheers,

PA

Reply all

Reply to author

Forward