Trigger on load/store data

67 views
Skip to first unread message

Gregoriy Bereznyakov

unread,
Nov 13, 2018, 8:28:36 AM11/13/18
to RISC-V Debug Group
Hello!

Does anyone know if Trigger Module is implemented to work with data being load or store?

Best regards,
Gregoriy

Ernie Edgar

unread,
Nov 13, 2018, 9:14:42 AM11/13/18
to gregor...@gmail.com, de...@groups.riscv.org
Load and store triggers with data value are covered in the Debug spec, but support for it is optional in an implemenation.  You would use trigger type 2, then set mcontrol.select to 1 to perform a match on the data value loaded or stored, and set either or both mcontrol.load and mcontrol.store.  The data value to compare goes in tdata2.

Ernie

--
You received this message because you are subscribed to the Google Groups "RISC-V Debug Group" group.
To unsubscribe from this group and stop receiving emails from it, send an email to debug+un...@groups.riscv.org.
To post to this group, send email to de...@groups.riscv.org.
Visit this group at https://groups.google.com/a/groups.riscv.org/group/debug/.
To view this discussion on the web visit https://groups.google.com/a/groups.riscv.org/d/msgid/debug/9368c58f-28ae-4269-a731-1e495582b74e%40groups.riscv.org.

Gregoriy Bereznyakov

unread,
Nov 13, 2018, 9:54:41 AM11/13/18
to RISC-V Debug Group
Thank you!

But is there any existing implementation, especially for Rocket-chip?
Or is it described in Debug Spec but not implemented (and implementantion is left to the hardware engineer)?

Gregoriy

Ernie Edgar

unread,
Nov 13, 2018, 10:05:45 AM11/13/18
to gregor...@gmail.com, de...@groups.riscv.org
No, rocket-chip does not implement this option.


--
You received this message because you are subscribed to the Google Groups "RISC-V Debug Group" group.
To unsubscribe from this group and stop receiving emails from it, send an email to debug+un...@groups.riscv.org.
To post to this group, send email to de...@groups.riscv.org.
Visit this group at https://groups.google.com/a/groups.riscv.org/group/debug/.

Gregoriy Bereznyakov

unread,
Nov 13, 2018, 11:19:12 PM11/13/18
to RISC-V Debug Group
Ok, thank you!

But what about other cores? Does anyone of them implement it?

Reply all
Reply to author
Forward
0 new messages