Regarding redundancy of BLTU/BLT or BGT/BGTU instructions
610 views
Skip to first unread message
Tanuj Sharma
unread,
Jan 24, 2017, 6:26:05 AM1/24/17
Reply to author
Sign in to reply to author
Forward
Sign in to forward
Delete
You do not have permission to delete messages in this group
Copy link
Report message
Show original message
Either email addresses are anonymous for this group or you need the view member email addresses permission to view the original message
to hw-...@groups.riscv.org
Hello all,
I am working on the implementation of RISC-V architecture to build a processor. While working I came to notice that if we have provided BEQ,BLT and BLTU instructions then the use of BGT,BGTU and even BNE is not required. I think this instructions may be redundant. Please, clarify this to me or guide me where I am wrong.
Tanuj Sharma
IIT PATNA
Samuel Falvo II
unread,
Jan 24, 2017, 11:35:40 AM1/24/17
Reply to author
Sign in to reply to author
Forward
Sign in to forward
Delete
You do not have permission to delete messages in this group
Copy link
Report message
Show original message
Either email addresses are anonymous for this group or you need the view member email addresses permission to view the original message
to Tanuj Sharma, RISC-V HW Dev
There is no BGT instruction family. It's BGE, (Branch if Greater than
OR EQUAL). In this sense, you're right: BGT is just BLT with its
operands reversed; however, BGE cannot be synthesized from BLT alone
(you'll need two consecutive branches: BLT and BEQ).