

# Defects Described in Verilog-AMS

## 1 **Module/model level defects**

2 Since the most common device model description form is Verilog-A (an analog-only  
3 subset of Verilog-AMS), the easiest place to drop a defect description is in the device  
4 model itself. Put simply: the defect is a subcircuit of the module, with the option of  
5 breaking a port connections:

6

```
7 module DeviceName #(properties...) (ports...);
```

```
8   analog begin
```

```
9     // device model
```

```
10    ....
```

```
11   end
```

```
12   defect DefectName1;
```

```
13     break PortName; // => Open defect, “/PortName” to connect to outside
```

```
14     StandardDefect #(properties...) (nodes...);
```

```
15   enddefect;
```

```
16   defect DefectName2;
```

```
17     defparam Param = OOBvalue; // parametric defect
```

```
18   ...
```

```
19 endmodule;
```

20

21 Multiple defects can be described and any active defect in simulation behaves the same as  
22 a submodule – the instance path being “...<device instance>.<defect name>...”

23 If a simulator doesn't understand the defect syntax the defects can be surrounded by a  
24 `ifdef...`endif to hide them.

25 The module reference “StandardDefect” would be replaced by something like  
26 “SimpleShort” from the standard defect library described below.

27 For annotating devices from outside the module the syntax is the same but “module” is  
28 preceded by “annotate”, e.g.:

29

```
30 annotate
```

```
31 module DeviceName #(properties...) (ports...);
```

```
32   // no model constructs allowed
```

```
33   defect DefectName1;
```

```
34     break PortName; // => Open defect, “/PortName” to connect to outside
```

```
1 StandardDefect #(properties...) (nodes...);
2 enddefect;
3 ...
4 endmodule;
```

5

6 “annotate” statements refer to the last module of that name if there is ambiguity, or the  
7 next if there is no immediate match (Verilog input is usually read in strict sequence). The  
8 module name in an annotate statement may be “(<regular expression>)” so that one set of  
9 defects may be used for multiple devices – e.g. “annotate module (\*) ...” for all modules.

10 The base class of a defect (open or short) is implied by whether there are “breaks” in it,  
11 otherwise its name and/or submodules called (from a P2427 standard library) imply the  
12 defect type. Note: “break” is a Verilog keyword, and the “defparam” mechanism already  
13 exists, so scripting the generation of an individual defect model from the general device  
14 model is straightforward – rename the internal node for any breaks, and instantiate the  
15 given defect block(s). Verilog has a general attribute scheme - (\* <attribute> \*) - for any  
16 extra information needed.

17 While intended to be used in the device models, this mechanism can be used in any  
18 module, so wiring defects due to circuit construction can be add in higher level modules  
19 when delivering blocks of IP, and above. Likewise the “annotate” version can be used  
20 with SPICE subcircuits.

21 The “/” operator is not unary in existing Verilog, and the new use would be limited to  
22 defect blocks.

23

24 SystemVerilog and VHDL support configurations, where you can provide alternative  
25 implementations of a given instance. For (re)simulating a defect you just run the above  
26 module/defect definition through a simple script script to create the defective version to  
27 use. Noting that the syntax is mostly structural and analog behavior is in the defect library  
28 not necessarily the device/module definition (it works equally well for digital defects)

29

30 P2427 Standard Library

31 Most defects can be described with passive components that can be described as SPICE  
32 subcircuits. Verilog-A was designed to be SPICE compatible (Appendix E in the LRM),  
33 so using the Verilog-A device/defect description doesn't preclude the standard defect  
34 models being in other languages – module instance binding is by name and port order for  
35 most HDLs.

36

37 SystemVerilog supports “packages”, using that syntax the standard defects can be  
38 provided in a file with that style and also “ifdef” for inclusion in standard Verilog-AMS

39 -

```
40 package P2427_Defects;
```

```
1
2 module SimpleShort (inout a, inout b);
3     electrical a,b;
4     parameter real R = 1.0 from (0.0:inf];
5     analog I(a,b) <+ V(a,b)/R;
6 endmodule
7 module OpenResistance (inout a, inout b);
8     electrical a,b;
9     parameter real R = 1.0e9 from (0.0:inf];
10    analog I(a,b) <+ V(a,b)/R;
11 endmodule
12 ....
13 endpackage
```

1 **Defect reporting**

2 When reporting defects used in a test run, the same format can be used but with “annotate  
3 <instance path>: <module name>” instead of just “annotate <module name>”.

4 As above, the defect description may just be breaks and references to standard defect  
5 models, and the standard model descriptions would not need to be included in every  
6 report. Only the defect(s) chosen for simulation out of the complete set are reported, and  
7 specific parameter values if the source defect description was specified with a range.

## 1 **References**

- 2 [https://www.hdlworks.com/hdl\\_corner/verilog\\_ref/items/DefParam.htm](https://www.hdlworks.com/hdl_corner/verilog_ref/items/DefParam.htm)
- 3 <https://verilog.renerta.com/mobile/source/vrg00027.htm>
- 4 <https://www.accellera.org/images/downloads/standards/v-ams/VAMS-LRM-2-4.pdf>
- 5 [http://www.ece.uah.edu/~gaede/cpe526/SystemVerilog\\_3.1a.pdf](http://www.ece.uah.edu/~gaede/cpe526/SystemVerilog_3.1a.pdf)
- 6 [https://www.hdlworks.com/hdl\\_corner/verilog\\_ref/items/Configuration.htm](https://www.hdlworks.com/hdl_corner/verilog_ref/items/Configuration.htm)
- 7