# Xyce<sup>™</sup> Parallel Electronic Simulator Version 7.5 Release Notes

Sandia National Laboratories

April 28, 2022

The  $Xyce^{TM}$  Parallel Electronic Simulator has been written to support the simulation needs of Sandia National Laboratories' electrical designers.  $Xyce^{TM}$  is a SPICE-compatible simulator with the ability to solve extremely large circuit problems on large-scale parallel computing platforms, but also includes support for most popular parallel and serial computers.

For up-to-date information not available at the time these notes were produced, please visit the  $Xyce^{TM}$  web page at http://xyce.sandia.gov.

## Contents

| 2  |
|----|
| 4  |
| 5  |
| 10 |
| 17 |
| 17 |
| 18 |
|    |





# **New Features and Enhancements**

### XDM

- Translations of netlists using binned models will no longer have the .OPTION PARSER MODEL\_BINNING=TRUE statement. This option is turned on by default in Xyce now and therefore no longer needs to be explicitly declared.
- Duplicate output variables will now be removed from the .PRINT line.
- The expression and function pre-processing capabilities have been removed from XDM.
- spectre The else conditional block in if-else statments will now be commented out by XDM, since conditional statement support is not fully mature yet in Xyce.
- pspice Fixed bug where instance parameters for temperature coefficients for resistors were not translated.

#### New Devices and Device Model Improvements

- The L-UTSOI MOSFET model (level 10240 MOSFET) is now available under an open source license and the source code is now part of the main Xyce source code repository. It had previously only been available in our "non free" binaries ("XyceNF").
- The level 1 BJT now supports a multiplicity factor M=.

#### Enhanced Solver Stability, Performance and Features

- Source stepping, which is one of the solver techniques that Xyce automatically attempts when trying to solve the DCOP, now includes current sources as well as voltage sources. As a result circuits using current sources are much more robust for the DCOP calculation.
- The new harmonics selection method based on box truncation has been added for HB analysis
- Parameter handling for .SAMPLING and other UQ methods is now much more efficient (see issue 306 in the fixed defects table).

#### **Interface Improvements**

- TRIG-TARG measures are now supported for .AC, .DC and .NOISE analyses. In addition, the TRIG-TARG measure is now more compatible with both ngspice and HSPICE. See gitlab-ex issues 220 and 289 in the Fixed Defects Table for more details.
- "Continuous mode" measures that may return more than one result are now supported for the TRIG-TARG measure type for .AC, .DC, .NOISE and .TRAN analyses.
- The scale parameter, which is used to automatically scale device sizing parameters is supported and can be specified using either .option scale=number or .options device scale=number. The new syntax is compatible with most other SPICE-style simulators.
- Added the mixed signal interface function Simulator::getTimeVoltagePairsSz supplies the maximun number of time, voltage or state values for an ADC in a subsequent call to Simulator:: getTimeVoltagePairs or Simulator::getTimeStatePairs.

- Added the mixed signal interface functions xyce\_getTimeVoltagePairsADCLimitData() and xyce\_getTimeStatePairsADCLimitData() to allow the calling program to specify the maximum size of the allocated memory that can be used for copying ADC time-voltage and time-state history data. This allows the caller to allocate only the required amount of memory and ensure that Xyce cannot overwrite the memory area. The existing c-interface functions, xyce\_getTimeVoltagePairs() and xyce\_getTimeStatePairs() are now deprecated. They work in this version of Xyce as they did in the past but they will be removed from a future version of Xyce. See the Application note, Mixed Signal Simulation with Xyce 7.5 for further details.
- The Xyce Python interface file xyceinterface.py is now compatible with Python 3.x. The interface file is still backwards compatible with Python 2.7. The Mixed Signal Simulation with Xyce 7.5 Application Note has examples of using Xyce from Python.
- Implicit multipliers on subcircuits (M=) are now supported.
- When a parameter of a given name is defined multiple times in the netlist, Xyce now has several options for how this is handled. Before, Xyce would silently allow multiply-defined parameters, and use the last one encountered during parsing. There is now a command line option (-redefined\_params), which can be used to make this a fatal error, or to use the first, rather than last multiply-defined parameter.
- Subcircuit instance parameters are now allowed to reference other subcircuit instance parameters on the same line.
- When any measure fails, Xyce now reports "FAILED" in both the console output and ".mt#" files by default. This new behavior is the same as what Xyce 7.4 would have done with the ".options MEASURE MEASFAIL=1" option specified. Previous versions of Xyce would have output "-1" for the failed measure in the ".mt#" file by default. The old behavior may be forced by specifying ".options MEASURE MEASFAIL=0 DEFAULT\_VAL=-1" if desired.

#### **Xyce/ADMS Improvements**

• Several bugs were addressed and are listed in the fixed defects table.

#### **Important Announcements**

- The model interpolation technique described in the Xyce Reference Guide in section 2.1.18 has been marked as deprecated, and will be removed in a future release of Xyce.
- Xyce binary installers now contain all the files that would be installed by "make install" instead of just the Xyce binary. This includes Xyce headers and library files that would be used to link external codes to Xyce. Use of the Xyce executable itself is unchanged by this packaging update. Use of these headers and libraries in user code requires that the user have the same compilers that the Xyce team used to build the binary, which may not be the case for all users.

# Interface Changes in this Release

|   | Table 1. Changes to neurst specification since the last release.  |  |
|---|---|--|
| Change  | Detail  |  |
| Continued support for FRAC_MAX<br>qualifier on TRIG-TARG measure<br>lines | For backwards compatibility with previous Xyce versions for<br>internal users, .OPTIONS MEASURE USE_LTTM= <value> has<br/>been added. This option defaults to 0, which uses the new<br/>version of the TRIG-TARG measure; while setting it to 1 will<br/>use the old version of the TRIG-TARG measure for all<br/>TRIG-TARG measures in the netlist. If the FRAC_MAX<br/>qualifier is used on a TRIG-TARG line then Xyce will<br/>automatically default to USE_LTTM=1 for that particular<br/>measure line.</value> |  |

Table 1: Changes to netlist specification since the last release.

# **Defects Fixed in this Release**

Table 2: Fixed Defects. Note that we have multiple issue tracking systems for Sandia users. SON, which bugzilla on the open network, and SRN, which is bugzilla on the restricted network. We are also transitioning from bugzilla to gitlab issue tracking. Further, some issues are reported by open source users on GitHub and these issues may be tracked using multiple issue numbers.

| Defect   | Description  |
|--|--|
| <b>Gitlab-ex issue 220</b> : .MEASURE trig/targ doesn't match ngspice when there is negative setup time. | <ul> <li>Previous Xyce versions would not return a negative value from a TRIG-TARG measure. The TARG clause would only be evaluated if the TRIG clause was satisfied. A measure line such as this will now properly return M4 = -0.5 with targ = 0.25 and trig = 0.75, instead of failing to find the targ time.</li> <li>VPWL2 2 0 pwl(0 0 0.5 1 1 0)<br/>.MEASURE TRAN M4 TRIG V(2)=0.5 CROSS=2<br/>+ TARG V(2)=0.5 CROSS=1</li> </ul>   |
| <b>Gitlab-ex issue 270</b> : Inconsistency<br>in column headers for .PRINT<br>SENS for TRAN/DC and AC    | The format of the column headers in the sensitivity output files<br>is different between AC and DC/TRAN analysis. An example<br>of a sensitivity data column name in a DC analysis output file<br>might look like this:<br>d{V(B)}/d(R1:R)_Dir<br>while in an AC analysis output file the title of the sensitivity   |
|  | data might be<br>d_VR(B)/d_R1:R_dir  |
|  | Additionally, the complex and polar notation in the AC output<br>implies that the objective is a voltage (using VR, VI, VM, VP).<br>This change tries to make all the sensitivity column headers<br>follow the same convention:  |
|  | d_{expression}/d_parameter_dir   |
|  | (the suffix may be either _dir or _adj). The component notaion<br>on the AC output has been updated to use Re(exp), Im(exp),<br>Mag(exp) and Ph(exp). In working this issue, the processing<br>logic for AC .SENS lines was also refactored. The objvars and<br>acobjfunc components of a .SENS line are now handled by the<br>same processing functions. With this change, the restriction<br>against using both objective function specifiers on the same<br>.SENS line was removed. |

| Table 2: Fixed Defects. Note that we have two multiple issue tracking systems for Sandia Users. SON and SRN refer to |
|--|
| our legacy open- and restricted-network Bugzilla system, and Gitlab refers to issues in our gitlab repositories.     |

| Defect  | Description   |
|---|---|
| <b>Gitlab-ex issue 289</b> Improvements to TRIG-TARG measure  | Separate TD (time delay) and/or AT qualifiers are now allowed<br>for both the TRIG and TARG clauses. Expression support has<br>also been improved. Previously, expressions did not work<br>correctly in the TARG clause. Examples are as follows:   |
|   | .TRAN 0 1<br>.MEASURE TRAN M1 TRIG V(1)=0.5 CROSS=1 TD=0.3<br>+ TARG V(1)=0.5 CROSS=1 TD=0.8<br>.MEASURE TRAN M2 TRIG AT=0.05<br>+ TARG V(1)=0.5 CROSS=1<br>.MEASURE TRAN M3 TRIG V(1)=0.5<br>+ CROSS=1 TARG AT=0.8   |
|   | Xyce will now properly report $M1 = 0.5$ with targ = 0.875 and trig = 0.375, $M2 = 0.075$ with targ = 0.125 and trig = 0.05, and $M3 = 0.675$ with targ = 0.8 and trig = 0.125.   |
| <b>Gitlab-ex issue 304</b> : Change Xyce behavior for failed measures   | Xyce was using "-1" as the output value when any measure<br>(from a .MEASURE statement) failed. This was inappropriate,<br>because -1 is a legal value for many measures, making it<br>difficult to tell whether the measure worked or not. In Xyce 7.4<br>an option .options measure MEASFAIL=1 that allowed a<br>user to request that Xyce output "FAILED" for failed measures<br>instead. In Xyce 7.5 this style of output has been made the<br>default. The old behavior can be forced by using .options<br>measure MEASFAIL=0 DEFAULT_VAL=-1 if desired. |
| <b>Gitlab-ex issue 306</b> : Using<br>expression random operators with<br>sampling is too slow for large<br>numbers of parameters | For complicated netlists and PDKs, Xyce was inefficient in<br>processing large numbers of uncertain parameters, when<br>specified using expression-based random operators such as<br>AGAUSS. There were several compounding issues that caused<br>this to happen, and they have been corrected.   |
| Gitlab-ex issue 318: Fix<br>.PREPROCESS<br>REPLACEGROUND to avoid<br>unnecessary replacement of ground<br>synonyms                | When using ".PREPROCESS REPLACEGROUND TRUE" to<br>replace ground synonyms, character strings were being<br>replaced on lines where it was not necessary, like subcircuit<br>definition lines. This has been corrected.  |
| Gitlab-ex issue 319: Improve error<br>checking for invalid .MEASURE<br>lines  | The error checking for invalid DERIV-AT, DERIV-WHEN,<br>FIND-AT, FIND-WHEN and WHEN measures has been improved.<br>Some invalid measure lines that would previously be reported<br>as "FAILED" are now correctly reported as parsing errors.  |
| <b>Gitlab-ex issue 321</b> : Fix Inf/NaN trap in DampedNewton nonlinear solver  | The convergence check in the DampedNewton nonlinear solver<br>was not correctly trapping NaNs in the residual vector. Thus,<br>the nonlinear solver failure logic would not be correct,<br>allowing the nonlinear solver to continue when it should stop.<br>This has been corrected.   |

 Table 2: Fixed Defects. Note that we have two multiple issue tracking systems for Sandia Users. SON and SRN refer to our legacy open- and restricted-network Bugzilla system, and Gitlab refers to issues in our gitlab repositories.

| Defect  | Description   |
|---|---|
| <b>Gitlab-ex issue 328</b> : Support C for temperature units  | When specifying temperature, Xyce would inappropriately exit<br>with error if the units of Celsius were explicitly used in the<br>netlist. This has been corrected, and now a line such as<br>.options device temp=25C will work correctly. The units<br>for temperature in Xyce have always been Celsius, so this was<br>only a parsing issue.   |
| <b>Gitlab-ex issue 338</b> : Added the function Simulator::<br>getTimeVoltagePairsSz  | The function Simulator::getTimeVoltagePairsSz<br>supplies the maximum number of time, voltage or state values<br>for an ADC in a subsequent call to<br>Simulator::getTimeVoltagePairs or<br>Simulator::getTimeStatePairs. Also, calling<br>Simulator::getTimeStatePairs no longer clears the<br>voltage history of an ADC, so a calling program that needs<br>both state and voltage history can first call<br>Simulator::getTimeStatePairs and then call<br>Simulator::getTimeVoltagePairs to get both. Calling<br>Simulator::getTimeVoltagePairs still clears the ADC<br>history. See the Application note, Mixed Signal Simulation<br>with Xyce 7.5 for further details. |
| <b>Gitlab-ex issue 340</b> : Bug in breakpointing, when an expression combines a ternary and a table  | Under rare circumstances, if an expression combined a ternary<br>operator and a time-dependent table, an error in breakpointing<br>could cause the time integrator to get stuck in a near-infinite<br>loop. This has been fixed.  |
| <b>Gitlab-ex issue 348</b> : Added the function xyce_getTimeVoltagePairs-ADCLimitData()   | A new function has been added to the XyceCInterface called xyce_getTimeVoltagePairsADCLimitData() which limits the data copied to the caller allocated space to whatever maximum allocation length is provided. This avoids potential memory overwriting that could occur with the general access function xyce_getTimeVoltagePairsADC(). See the Application note, Mixed Signal Simulation with Xyce 7.5 for further details.  |
| <b>Gitlab-ex issue 351</b> : Support Python 3 in Xyce   | The Python interface to Xyce in xyce_interface.py has<br>been updated to support Python 3.x. See the Application note,<br>Mixed Signal Simulation with Xyce 7.5 for further details.  |
| <b>Gitlab-ex issue 355</b> : Make it<br>possible to turn off initial junction<br>voltages globally in device package<br>w/o turning off voltlim | Most semiconductor device models apply a initial junction<br>voltages during the initial iterations of a DCOP solve.<br>However, when applying source stepping to obtain the<br>solution, it doesn't make sense to apply these initial junction<br>voltages, as the intent of source stepping is to initially start<br>with all sources set to zero. This has been fixed, and is<br>automatically applied when Xyce performs source stepping. It<br>is also possible to manually disable initial junction voltages<br>from then netlist via .options device all_off=true.   |
| <b>Gitlab-ex issue 358/GitHub issue</b><br><b>49</b> : Ternary operator broken in<br>analog function context                                    | There were some use cases in which Xyce/ADMS would emit<br>bad code for ternary operator expressions in analog function<br>context. Correct code is now emitted in all cases.   |

 Table 2: Fixed Defects. Note that we have two multiple issue tracking systems for Sandia Users. SON and SRN refer to our legacy open- and restricted-network Bugzilla system, and Gitlab refers to issues in our gitlab repositories.

| Defect  | Description  |
|---|--|
| <b>Gitlab-ex issue 364</b> : AC sensitivities for nonlinear parameters are very slow  | The AC sensitivity calculation had an inefficiency in it which<br>made it really slow for large numbers of parameters,<br>particularly for parameters from nonlinear devices, which had<br>to rely on a finite differenced matrix derivative. Most of the<br>work required could be performed a single time, rather than<br>every time through the main loop.  |
| <b>Gitlab-ex issue 365</b> : IE() does not work for BSIM-SOI 4.x  | The BSIM-SOI 3 (level 10) and BSIM-SOI 4.x (levels 70 and 70450) devices all support a fourth node named "E", but until now the "IE()" print operator only worked for printing lead currents through this node for the BSIM-SOI 3. Prior versions of Xyce required use of "I4()" to output this lead current. Now, BSIM-SOI 4 and all BSIM-CMG models support "IE()" lead current operators. Wildcards for IE will now print lead currents for all devices that have an "E" node.  |
| <b>Gitlab-ex issue 366</b> : IB() does not<br>work for MOSFETs derived from<br>Verilog-A                                      | Most MOSFET devices have "B" nodes (either bulk or body,<br>depending on which model is under consideration). None of<br>the devices generated from Verilog-A supported printing of the<br>lead current associated with this node via the "IB()" print<br>accessor, and required instead that one use "In" (where "n" is<br>the position of the node on the instance line). Now they are<br>correctly accessible using "IB()".   |
| <b>Gitlab-ex issue 369</b> : Out-of-bounds data storage in dx2 capability of expression library                               | The expression library, when used to support a behavioral<br>model, computes an array of one or more derivatives when it is<br>evaluated. The expression library was incorrectly written to<br>assume that the size of this array would never change.<br>However, this was incorrect for the use case of .func, which<br>might be called multiple times, with arguments containing<br>differing numbers differentiable variables. This was a use case<br>that didn't come up very often, but when it did caused a<br>memory error. |
| <b>Gitlab-ex issue 371</b> : Missing parameter definitions on .SENS line can cause Xyce to crash                              | When processing a .SENS line in Xyce, some error cases were<br>not being checked. As a result, certain incomplete .SENS lines<br>would either cause Xyce to crash or silently fail to generate<br>sensitivity output (with no error message generated).<br>Additional error checks have been put into place to ensure a<br>.SENS line is valid (or report an error if not).  |
| <b>Gitlab-ex issue 372:</b> AC sensitivities are incorrect when using .param for sensitivity parameters                       | When performing AC sensitivities with respect to .param<br>parameters, there was an arithmetic mistake in the setup of the<br>right-hand-side vector. This has been corrected.   |
| <b>Gitlab-ex issue 377</b> : The limit<br>random operator (2-argument<br>version) is not correct in the<br>expression library | Xyce has supported two versions of limit, one with two<br>arguments and one with three. The version with two arguments<br>was not correct, in multiple ways. When used without UQ (or<br>sampling) it was supposed to return the mean, but instead<br>returned the sum of the two arguments. When used with<br>sampling, it incorrectly behaved the same as rand(). Both<br>problems have been corrected.  |

 Table 2: Fixed Defects. Note that we have two multiple issue tracking systems for Sandia Users. SON and SRN refer to our legacy open- and restricted-network Bugzilla system, and Gitlab refers to issues in our gitlab repositories.

| Defect  | Description   |
|---|---|
| <b>Gitlab-ex issue 390</b> : Level 1 BJT lacks a multiplicity factor  | Multiplicity is not supported in Xyce except at a low level<br>inside each device model. The level 1 BJT did not have the<br>code needed to support this common option.   |
| <b>Gitlab-ex issue 396</b> : Incorrect code generated for noise contributions that reference analog functions   | Xyce/ADMS was generating incorrect C++ code when a noise contribution referenced analog functions on its RHS.   |
| <b>Gitlab-ex issue 398</b> : Incorrect code generated for single-line case items  | Xyce/ADMS was generating incorrect C++ code when a case<br>item consisted of a single probe-dependent assignment, and in<br>analog functions when the case item was a single line<br>assignment that depends on the function arguments. There was<br>no error if the item was enclosed in a begin/end pair. |
| <b>Gitlab-ex issue 405</b> : Xyce does not<br>resolve subcircuit instance<br>parameters referencing other<br>subcircuit instance parameters on<br>the same line | Subcircuit instance parameters were handled in the same<br>manner as device instance parameters, and thus forbidden to<br>directly reference each other. However, this was not the<br>behavior of most simulators so this has been corrected.   |

# Known Defects and Workarounds

| Defect   | Description  |
|--|--|
| <b>Gitlab issue 85</b> Complex-valued parameters are not handed correctly  | The Xyce expression library was rewritten for the 7.2 release,<br>and has added support for complex numbers in expressions.<br>However, the use of complex-valued parameters and global<br>parameters is not correct yet. This is because parameters and<br>global parameters are still assumed to always be real numbers.<br>An example is:   |
|  | .PARAM P1={log10(-2)}<br>V1 1 0 1<br>R1 1 0 1<br>.OP<br>.PRINT DC<br>+ {Re(P1)} {Img(P1)}<br>+ {Re(log10(-2))} {Img(log10(-2))}<br>.END  |
|  | The output will have RE(P2) equal 3.01e-01 and IMG(P2) equal 0, which is incorrect. However, the non-parameter fields will be output as Re(log10(-2)) equal to 3.01e-01 and Img(log10(-2)) equal to $-1.36e+00$ , which is correct. The code assumes that the parameter P1 is unconditionally real.  |
| <b>Gitlab issue 60</b> Xyce/ADMS omits<br>derivative code for output<br>arguments of analog functions if<br>return value derivatives are not<br>needed | Verilog-A permits analog functions (user defined functions) to<br>have arguments that can be used to return values in addition to<br>the return value of the function. These output arguments have<br>their values calculated as a "side effect" of the function call.<br>Due to a difficulty with bookkeeping, if the return value of the<br>function is neither used in sources nor ddx() calls,<br>Xyce/ADMS will not emit any code that calls the function in<br>such a way that the derivatives of the output arguments would<br>be computed. This can lead to incorrect results if the output<br>arguments are later used in any way where their derivatives are<br>required (e.g. on the right-hand side of non-noise contributions,<br>or as the argument to be differentiated in a ddx() call).<br><i>Workaround</i> : Either do not write analog functions with output<br>arguments (thereby never having side-effects, a best practice),<br>or make sure that the return value of the function is always<br>used in a manner such that its derivatives will be required (use<br>in non-noise contributions or as the argument to be<br>differentiated by ddx(). |
| <b>Gitlab issue 41</b> Xyce/ADMS does<br>not handle modulus operator<br>according to LRM specifications  | The Verilog-A language reference manual specifies how the<br>modulus operator (%) should behave, and it is valid for all<br>argument types and values. Xyce/ADMS does not follow this<br>spec and simply emits the equivalent C++ expression using the<br>same operator. As a result, expressions using the modulus<br>operator are only correct if the arguments are both integer<br>expressions. In most cases where this condition is not met, the<br>code generated by Xyce/ADMS will not even compile.  |

| Defect   | Description  |
|--|--|
| <b>Gitlab issue 28</b> Limitations on allowed parameter names is not fully documented  | The exact limitations on allowed parameter names is not clear<br>in the documentation, nor is any exhaustive list available.<br>Single-character non-alphabetic names are mostly illegal for<br>either .param or .global_param names, but there may be<br>other undocumented limitations. These invalid parameter<br>names will generally cause Xyce to exit with an appropriate<br>error message.   |
| <b>1309-SON</b> : Incorrect results for<br>AVG, INTEG, RMS measures when<br>FROM and/or TO values are not<br>equal to a time-step or sweep value | The AVG, INTEG and RMS measures can return an incorrect<br>value if the FROM or TO qualifiers are given on the measure line<br>and those values are not equal to an accepted time-step value,<br>or one of the specified AC, DC or NOISE sweep values. A<br>simple example for AC measures is:<br>.AC DEC 5 100Hz 1e6<br>.MEASURE AC avg1 AVG VR(B) FROM=70e3<br>The answer will be correct if FROM=100e3, which is a<br>requested AC sweep value. It will be incorrect for FROM=70e3.<br><b>Workaround</b> : A workaround is less obvious for TRAN<br>measures. However, this .OPTIONS line can be used to force<br>Xyce to take a time-step at the requested FROM and/or TO<br>values:<br>.OPTIONS TIMEINT BREAKPOINTS= <fromvalue>, <tovalue< td=""></tovalue<></fromvalue> |
| <b>1262-SON</b> : Duplicate L device<br>definitions are not a parsing error<br>when one of the duplicate L devices<br>is part of a K device      | As an example, this netlist will not produce a parsing error.<br>Instead, the first L1 definition will be used in the K1 device<br>definition.<br>* parsing fails to detect duplicate L1 devices<br>V1 1 0 SIN(0 1 1KHz)<br>L1 1 2 1e-3<br>R1 2 0 1<br>C1 2 0 1e-9<br>* mutual inductor definition, with duplicate L1 d<br>L1 4 0 1e-6<br>L2 3 0 1mH<br>K1 L1 L2 0.75<br>.TRAN 0 1ms<br>.PRINT TRAN V(1) v(2)<br>.END<br>Workaround: There is none.  |
| <b>1037-SON</b> : The use of<br>non-constant values in .PARAM<br>statements may lead to unexpected<br>results                                    | This netlist line (.PARAM PA = {TEMP}) is forbidden in Xyce<br>since the special variable TEMP is not constant. However, that<br>netlist line will not produce a Xyce parsing error, and the value<br>of PA in the simulation may then be set to zero in some<br>contexts.<br><i>Workaround</i> : Non-constant values should only be used in<br>.GLOBAL PARAM statements in Xyce. This restriction may be<br>different than in other Spice-like simulators.  |

| Table 3: Known Defects and Workarounds.       Defect     Description   |   |
|--|---|
| <b>1031-SON</b> : .OP output is incomplete in parallel   | When Xyce is run in parallel, the .OP output may be<br>incomplete.<br><i>Workaround</i> : One workaround is to run the netlist in serial.<br>Another one is to use these command line options:<br>-per-processor -l output. In that case, the per-processor<br>log files will have the .OP information for the devices that<br>were instantiated on each processor.   |
| <b>1009-SON</b> : Transient adjoint sensitivities don't work with . STEP   | Transient adjoint sensitivities require backward integrations to<br>be performed after the primary transient forward integration.<br>Doing this properly requires information to be stored during<br>the forward solve, and for certain bookkeeping to be<br>performed. Currently, these extra operations to support<br>transient adjoints are not properly set up for .STEP analysis.<br><i>Workaround</i> : None  |
| <b>1006-SON</b> : SDT (expression<br>library time integration) derivatives<br>are not supported, so SDT can't be<br>used for sensitivity analysis<br>objective functions | SDT is a function supported by the Xyce expression library to<br>compute numerical time integration. When this function is<br>used, the expression library does not produce correct<br>derivatives. This impacts Jacobian matrix entries, when SDT i<br>used with a Bsrc, and it also impacts sensitivity analysis, when<br>SDT is used in an objective function. For the former case, this<br>can result in a lack of robustness for circuits that contain<br>SDT-Bsrc devices. For the latter case, the objective function<br>will simply be incorrect.<br><i>Workaround</i> : None |
| <b>1004-SON</b> : Ill-defined .STEP<br>behavior for "default parameters"<br>for transient sources (SIN, EXP,<br>PWL, PULSE and SFFM)                                     | <ul> <li>If, for example, these netlist lines are used in a transient (.TRAN) simulation:</li> <li>V1 1 0 SIN(0 1 1)</li> <li>.STEP V1 1 2 1</li> <li>then Xyce will run the simulation without warnings or errors, but no instance parameter of source V1 will be stepped.</li> <li><i>Workaround</i>: Explicitly use the desired stepped parameter (e.g., V0) on the .STEP line. For example, .STEP V1:V0 1 2 1 would work correctly.</li> </ul>  |
| <b>991-SON</b> : Non-physical BH Loops in non-linear mutual inductor   | Nonlinear mutual inductors that have high coupling<br>coefficients (i.e. model parameter ALPHA over 1.0e-4) and low<br>loss characteristics (i.e. zero GAP) can produce B-H loops with<br>nonphysical hysteresis.<br><i>Workaround</i> : Lower ALPHA values or larger GAP values can<br>ameliorate this issue, but the root cause is still under<br>investigation.  |
| <b>800-SON</b> : Use of global parameters in expressions on .MEASURE lines will yield incorrect results  | The use of global parameters in expressions on .MEASURE<br>lines is not allowed, as documented in the Xyce Reference<br>Guide. However, instead of producing a parsing error the<br>measure statement will be evaluated with the specified qualified<br>value (e.g., FROM) being left at its default value.<br><i>Workaround</i> : None, other than not doing this.   |

| Defect   | Description   |
|--|---|
| <b>970-SON</b> : Some devices do not work in frequency-domain analysis | Devices that may be expected to work in AC or HB analysis do<br>not at this time. For AC this includes, but is not limited to, the<br>lossy transmission line (LTRA) and lossless transmission line<br>(TRA). For HB, the transmission lines do work but the<br>nonlinear dependent sources (B source and nonlinear E, F, G,<br>or H source) do not work when the expression is explicitly<br>time-dependent.<br><i>Workaround</i> : The LTRA and TRA models will need to be<br>replaced with lumped transmission line models<br>(YTRANSLINE) for AC analysis. There is not yet a<br>workaround for the time-dependent B source in harmonic<br>balance. |

|   | Known Defects and Workarounds.  |
|---|---|
| Defect  | Description   |
| <b>967-SON</b> : Zoltan segmentation fault with OpenMPI 2.1.x and 3.0.0 on some systems | It has been observed that when Xyce and Trilinos are built with<br>OpenMPI 2.1.x or 3.0.0 on certain unsupported operating<br>systems, a small number of test cases in the regression suite<br>crash with a segmentation fault inside the Zoltan library.<br>The Xyce team has determined that this is not a bug in either<br>Xyce or Zoltan, but is instead due to some pre-packaged<br>OpenMPI binaries on some operating systems having been<br>built with an inappropriate option. This option,<br>"-enable-heterogeneous" is explicitly documented in<br>OpenMPI documentation as broken and unusable since 2013,<br>but some package managers have OpenMPI binaries built with<br>this option explicitly enabled. Turning on this option causes the<br>resulting OpenMPI build to perform certain communication<br>operations in a way that does not adhere to the MPI standard.<br>There is nothing that can be done in Xyce or Zoltan to fix this<br>issue — it is entirely a bug in the OpenMPI library as built on<br>that system.<br>A new test case has been added to the Xyce test suite in order<br>to detect this problem. The test is "MPI_Test/bug_967", and it<br>will be run whenever the test suite is invoked with the<br>"+parallel" tag as described in the documentation for the test<br>suite at<br>https://xyce.sandia.gov/documentation-tutorials/<br>running-the-xyce-regression-suite/. If this test fails,<br>your system has a broken OpenMPI build that cannot be used<br>with Xyce.<br>At the time of this writing, this issue is present in Ubuntu<br>Linux versions 17.10 and later, and there is an open bug report<br>for it at https://bugs.launchpad.net/ubuntu/+source/<br>openmpi/+bug/1731938.<br>The issue may be present in other distros of Linux that are<br>derived from Debian (as is Ubuntu), but we cannot confirm<br>this.<br><b>Workaround</b> : The only workaround for this problem is to build<br>OpenMPI from source yourself, and not to include<br>"-enable-heterogeneous" in its configure options.<br>You should also post a bug report in your operating system's<br>issue tracker requesting that they rebuild their OpenMPI<br>binaries without the "-enable-heterogeneous" option. If |
| <b>964-SON</b> : Compatibility of .PRINT TRANADJOINT with .STEP                         | .STEP. The resultant Xyce output will not be correct.   |

| Defect     Description   |  |  |
|--|--|--|
| <b>932-SON</b> : Analysis lines do not support expressions for their operating parameters                        | The Xyce parser and analysis handlers do not yet support the use of expressions on netlist analysis lines such as .TRAN. The parameters of these analysis lines (such as stop time for .TRAN or fundamental frequency for .HB) may only be expressed as literal numbers.<br><i>Workaround</i> : There is no workaround internal to Xyce. Use of an external netlist preprocessor would be required.  |  |
| <b>883-SON</b> .PREPROCESS<br>REPLACEGROUND does not<br>work on nodes referenced in<br>expressions               | The .PREPROCESS REPLACEGROUND feature does not replace<br>ground synonyms if they appear in B source expressions.<br><i>Workaround</i> : Do not use ground synonyms (GND, GROUND,<br>etc.) in expressions. Use a literal "0" when referring to the<br>ground node in expressions.  |  |
| <b>783-SON</b> : Use of ddt in a B-Source definition may produce incorrect results                               | The DDT() function from the Xyce expression package, which<br>implements a time derivative, may not function correctly in a<br>B-Source definition.<br><i>Workaround</i> : None.   |  |
| <b>727-SON</b> : Xyce parallel builds hang randomly on OS X  | During Sandia's internal nightly testing of the OSX parallel<br>builds, we see that Xyce "hangs on exit" with an estimated<br>frequency of less than 1-in-5000 simulation runs. We have not<br>seen this issue with parallel builds for either RHEL6 or BSD.<br>The hang is on exit, whether on a successful exit or on an error<br>exit. The hang occurs after all of the Xyce output has occurred<br>though. So, the user will get their sim results, but might have<br>trouble if the individual Xyce runs are part of a larger script.<br><i>Workaround</i> : None.                                  |  |
| <b>661-SON</b> Lead currents and power accessors (I(), P() and W()) do not work properly in .RESULT Statements   | There are two issues. First, .RESULT statements will fail netlist<br>parsing if the requested lead current is omitted from the<br>.PRINT TRAN line. As an example, this statement (.RESULT<br>I(R1)) requires either I(R1), P(R1) or W(R1) to be on the<br>.PRINT TRAN line. Second, the output value, in the .res file,<br>for the lead current or power calculation will always be zero.   |  |
| <b>583-SON</b> : Switch with RON=0 leads to convergence failure.   | The switch device does not prevent a user from specifying<br>RON=0 in its model, but then takes the inverse of this value to<br>get the "on" conductance. The resulting invalid division will<br>either lead to a division by zero error on platforms that throw<br>such errors, or produce a conductance with "Not A Number"<br>or "Infinity" as value. This will lead to a convergence failure.<br><i>Workaround</i> : Do not specify an identically zero resistance for<br>the switch's "on" value. A small value of resistance such as<br>1e-15 or smaller will generally work well as a substitute. |  |
| <b>469-SON</b> : Belos memory consumption on FreeBSD and excessive CPU on other platforms                        | Memory or thread bloat can result when using multithreaded<br>dense linear algebra libraries, which are employed by Belos. If<br>this situation is observed, either build Xyce with a serial dense<br>linear algebra library or use environment variables to control<br>the number of spawned threads in a multithreaded library.  |  |
| <b>468-SON</b> : It should be legal to have two model cards with the same model name, but different model types. | SPICE3F5 and ngspice only require that model cards of the<br>same type have unique model names. They accept model cards<br>of different types with the same name. Xyce requires that all<br>model card names be unique.  |  |

| Table 3: Known Defects and Workarounds.  |  |  |
|--|--|--|
| Defect   | Description  |  |
| <b>250-SON</b> : NODESET in Xyce is not equivalent to NODESET in SPICE   | As currently implemented, .NODESET applies the initial conditions given throughout a full nonlinear solve for the operating point, then uses the result as an initial guess for a second nonlinear solve with no constraints. This is not the same as SPICE, which merely applies the given initial conditions to a single nonlinear solve for the first two iterations, then lets the problem converge with no further constraints. This can lead to a Xyce .NODESET failing where the same netlist in SPICE might not, if the initial conditions are such that a full nonlinear solve cannot converge with those constraints in place. There is no workaround. |  |
| <b>247-SON</b> : Expressions don't work on .options lines  | Expressions enclosed in braces ({ }) are handled specially throughout Xyce, and may only be used in certain contexts such as in device model or instance parameters or on .PRINT lines.  |  |
| <b>49-SON</b> Xyce BSIM models recognize the model TNOM, but not the instance TNOM   | Some simulators allow the model parameter TNOM of BSIM devices to be specified on the instance line, overriding the model parameter TNOM. Xyce does not support this.  |  |
| <b>27-SON</b> : Fix handling of .options parameters  | When specifying .options for a particular package, what gets applied as the non-specified default options might change.  |  |
| <b>2119-SRN</b> : Voltages from interface<br>nodes for subcircuits do not work in<br>expressions used in device instance<br>parameters | This bug can be illustrated with this netlist fragment:<br>X1 1 2 MySub<br>.SUBCKT MYSUB a c<br>R1 a b 0.5<br>R2 b c 0.5<br>.ENDS<br>B1 3 0 V={V(X1:a)}<br>This fragment will produce the netlist parsing error<br>Directory and a net found. X1:A The worksround is to  |  |
|  | Directory node not found: X1:A. The workaround is to<br>use $V = \{V(1)\}$ in the B-source expression instead. This bug<br>also affects the solution-dependent capacitor.  |  |
| <b>1923-SRN</b> : LC lines run out of memory, even if equivalent (larger) RLC lines do not.  | In some cases, circuits that run fine using an RLC<br>approximation for a transmission line, exit with an<br>out-of-memory error if the (supposedly smaller) LC<br>approximation is used.  |  |
| <b>1595-SRN</b> : Xyce won't allow access to inductors within subcircuits for mutual inductors external to subcircuits                 | It is not possible to have a mutual inductor outside of a subcircuit couple to inductors in a subcircuit. <i>Workaround</i> : Put all inductors and mutual inductance lines that couple to them together at the same level of circuit hierarchy.   |  |

## **Supported Platforms**

### **Certified Support**

The following platforms have been subject to certification testing for the Xyce version 7.5 release.

- Red Hat Enterprise Linux<sup>®</sup> 7, x86-64 (serial and parallel)
- Microsoft Windows 10<sup>®</sup>, x86-64 (serial)
- Apple<sup>®</sup> macOS 10.14 and 10.15, x86-64 (serial and parallel)

#### **Build Support**

Though not certified platforms, Xyce has been known to run on the following systems.

- FreeBSD 12.X on Intel x86-64 and AMD64 architectures (serial and parallel)
- Distributions of Linux other than Red Hat Enterprise Linux 6
- Microsoft Windows under Cygwin and MinGW.

## **Xyce Release 7.5 Documentation**

The following Xyce documentation is available on the Xyce website in pdf form.

- Xyce Version 7.5 Release Notes (this document)
- Xyce Users' Guide, Version 7.5
- Xyce Reference Guide, Version 7.5
- Xyce Mathematical Formulation
- Power Grid Modeling with Xyce
- Application Note: Coupled Simulation with the Xyce General External Interface
- Application Note: Mixed Signal Simulation with Xyce 7.2

Also included at the Xyce website as web pages are the following.

- Frequently Asked Questions
- Building Guide (instructions for building Xyce from the source code)
- Running the Xyce Regression Test Suite
- Xyce/ADMS Users' Guide
- Tutorial: Adding a new compact model to Xyce

# **External User Resources**

- Website: http://xyce.sandia.gov
- Google Groups discussion forum: https://groups.google.com/forum/#!forum/xyce-users
- Email support: xyce@sandia.gov
- Address:

Electrical Models and Simulation Dept. Sandia National Laboratories P.O. Box 5800, M.S. 1177 Albuquerque, NM 87185-1177

Sandia National Laboratories is a multimission laboratory managed and operated by National Technology and Engineering Solutions of Sandia, LLC, a wholly owned subsidiary of Honeywell International, Inc., for the U.S. Department of Energy's National Nuclear Security Administration under contract DE-NA0003525. SAND2022-5611 O