Static Timing Analysis

Project : i2c_24c04
Build Time : 12/28/15 11:52:32
Device : CY8C4245AXI-483
Temperature : -40C - 85C
VDDA : 3.30
VDDD : 3.30
Voltage : 3.3
Expand All | Collapse All | Show All Paths | Hide All Paths
+ Timing Violation Section
No Timing Violations
+ Clock Summary Section
Clock Domain Nominal Frequency Required Frequency Maximum Frequency Violation
CyHFCLK CyHFCLK 48.000 MHz 48.000 MHz N/A
I2C_1_SCBCLK CyHFCLK 1.600 MHz 1.600 MHz N/A
UART_1_SCBCLK CyHFCLK 1.371 MHz 1.371 MHz N/A
CyILO CyILO 32.000 kHz 32.000 kHz N/A
CyIMO CyIMO 48.000 MHz 48.000 MHz N/A
CyLFCLK CyLFCLK 32.000 kHz 32.000 kHz N/A
CyRouted1 CyRouted1 48.000 MHz 48.000 MHz N/A
CySYSCLK CySYSCLK 48.000 MHz 48.000 MHz N/A
I2C_1_SCBCLK(FFB) I2C_1_SCBCLK(FFB) 1.600 MHz 1.600 MHz N/A
UART_1_SCBCLK(FFB) UART_1_SCBCLK(FFB) 1.371 MHz 1.371 MHz N/A