

April, 1986



HD63484 ACRTC
ADVANCED CRT CONTROLLER
APPLICATION NOTE



#U90

HD63484 ACRTC ADVANCED CRT CONTROLLER

APPLICATION NOTE

Introduction to ACRTC Application.	Volume 1 Page 1
Hardware	Volume 2 Page 123
Software	Volume 3 Page 193

APPLICATION NOTE

Volume 1

Introduction to ACRTC Application

Table of Contents

1. INTRODUCTION TO GRAPHICS SYSTEMS	1
1.1 Bit Mapped and Vector Displays (Monochrome)	1
1.2 Raster Scan.....	2
1.3 Raster Display Screen.....	3
1.4 Color System	4
1.5 Displaying and Drawing	6
1.6 Frame Buffer to Video Signals	10
2. DISPLAY INTERFACE	13
2.1 The ACRTC Frame Buffer Considerations	13
2.2 Graphic Address Increment Mode GAI.....	16
2.3 Resolution of the Display.....	18
2.4 Bits and Pixels	20
2.5 Logical/Physical Mapping.....	22
2.6 Screens	30
2.7 Display Timing Signals	32
3. THE FRAME BUFFER INTERFACE.....	34
3.1 The Access Modes.....	34
3.2 Single Access Mode.....	35
3.3 Interleaved Access Mode	35
3.4 Superimposed Access Mode	36
3.5 Graphics and Characters	37
3.6 System Configuration	40
3.7 System Examples	41
3.8 A More Detailed Example of a Graphics System.....	44
3.9 Display Memory Timing	46
3.10 Display Memory Status Signals	48
3.11 DRAM Refresh	50
3.12 Video Attributes.....	51
3.13 Dummy Cycles	55
4. SYSTEM DESIGN-DESIGN MEMORY.....	56
4.1 Transactions	56
4.2 Design Example	60

5. FRAME BUFFER HARDWARE DESIGN.....	63
5.1 Requirements Overview	63
5.2 Address Latch	64
5.3 Address Multiplexer	67
5.4 Write Decoder	67
5.5 Data Buffers	68
5.6 Data Multiplexers.....	68
5.7 Shift Register	69
5.8 DRAM Array.....	72
5.9 Attributes.....	73
6. OSCILLATOR TIMING AND CONTROL LOGIC.....	75
6.1 Overview.....	75
6.2 The ACRTC Clock and 3 The Pixel Clock	77
6.3 Pixel Clock	79
6.4 Write Enable: WRITE EN	79
6.5 Read Enable: READ EN	79
6.6 Attribute Latch Enable: ATT EN	79
6.7 Address Latch Enable: ADD EN	79
6.8 Row/Column Address Select: ROW/ $\overline{\text{COL}}$	79
6.9 The DRAM Row Address Strobe: $\overline{\text{RAS}}$	80
6.10 The DRAM Column Address Strobe: $\overline{\text{CAS}}$	81
6.11 Timing Generator.....	85
7. ACRTC PARAMETERS AND RESISTERS	89
7.1 Reset	89
7.2 Initialization	92
7.3 Timing Control RAM.....	93
7.4 Horizontal Timing.....	96
7.5 Vertical Timing	99
7.6 Display Control RAM	101
7.7 Control Register.....	109
VOLUME 2 - HARDWARE	123
VOLUME 3 - SOFTWARE	193
HITACHI SALES OFFICES.....	281

Volume 2 Hardware

Table of Contents

1. BASIC DESIGN OF THE ACRTC SYSTEM	123
1.1 Basic Design	123
1.2 Design Example	130
2. INTERFACE WITH 16-BIT MPU	132
2.1 Connection to the HD68000/HD8HC000	132
2.1.1 MPU Read	132
2.1.2 MPU Write	134
2.1.3 Interrupt Generation Circuit	135
2.2 Connection to the HD68450/HD63450	137
3. INTERFACE WITH 8-BIT MPU	146
3.1 Connection to the HD6809	146
3.2 Connection to the HD6844	148
4. CRT INTERFACE	150
4.1 Dot Clock, 2CLK, Load Signal Generation Circuit	150
4.2 Video Signal Generation Circuit	151
5. FRAME BUFFER	155
5.1 Memory Organization	155
5.1.1 Frame Buffer for Graphics Display	155
5.1.2 Refresh Memory for Character Display	157
5.2 Memory Access	161
5.2.1 DRAM Access	161
5.2.2 SRAM Access	165
6. ATTRIBUTES	167
6.1 Fetching the Attribute Control Signal	167
6.2 Smooth Scroll	169
6.3 Zooming Display	172
6.4 Cursor	174
6.4.1 Block Cursor	174
6.4.2 Cross-hair Cursor	177
6.4.3 Graphics Cursor	181
6.5 Blink and Split Control	184
7. CIRCUIT EXAMPLE FOR 16K × 4 DRAM INTERFACE	186
Application Circuit (a)	186
Application Circuit (b)	188

Volume 3 Software

Table of Contents

1. DIRECTIONS FOR USING THE REGISTER SET	193
1.1 Register Configuration and Access Method	193
1.1.1 Register directly accessible by the MPU	193
1.1.2 Registers accessed via FIFO	196
1.2 Screen Configuration	197
1.2.1 Pixel configuration-graphics bit mode (GBM)	197
1.2.2 Memory width (MW)	198
1.3 FIFO	198
1.3.1 Data transfer by program I/O	199
1.4 Pattern RAM	201
1.4.1 Writing to the Pattern RAM	201
1.4.2 Pattern RAM and the drawing command	202
1.5 Drawing Parameter Register	204
1.5.1 Writing to the drawing parameter registers	205
1.5.2 Reading from the drawing parameter registers	205
1.5.3 Color control registers	206
1.5.4 Pattern RAM control registers	207
1.5.5 Area definition registers	208
1.5.6 Pointer control registers	209
1.6 Initialization	211
2. COMMAND TRANSFER	218
2.1 One Word Transfer	218
2.2 Block Transfer	219
3. DIRECTION FOR USING COMMANDS	222
3.1 Coordinate Setup	222
3.2 Screen Clear	224
3.3 Chart Drawing	226
3.3.1 Poly-line chart	226
3.3.2 Bar chart	228
3.3.3 Pie chart	230
3.4 Ellipse Drawing	232
3.5 Character Drawing	234
3.6 Painting Inside a Figure	238
3.7 Software Multi-window	242