






/M1 45ns max from T1 rise
 /MREQ 40ns max from T1 fall
 Add wait state to Memory access
 /IORQ 40ns max from T2 rise
 Probably will add wait state to IO
 /IORQ 45ns max from Twa1 fall
 Probably will add wait state during INTACK



U3 clock on falling edge



Tplh 2ns Minimum 11ns Maximum



/WAIT 3.5ns min 11ns max from rising edge of CLK
 /WAIT 8.5ns + 5.5ns to HiZ
 /WAIT 10ns + 8ns to Logic Low

CLR Trec 6ns minimum
 CLR propagation time 10ns + 9ns max


Data setup time 2.5ns minimum

- P1-1
 - P1-2
 - P1-3
 - P1-4
 - P1-5
 - P1-6
 - P1-7
 - P1-8
 - P1-9
 - P1-10
 - P1-11
 - P1-12
 - P1-13
 - P1-14
 - P1-15
 - P1-16
 - P1-17
 - P1-18
 - P1-19
 - P1-20
 - P1-21
 - P1-22
 - P1-23
 - P1-24
 - P1-25
 - P1-26
 - P1-27
 - P1-28
 - P1-29
 - P1-30
 - P1-31
 - P1-32
 - P1-33
 - P1-34
 - P1-35
 - P1-36
 - P1-37
 - P1-38
 - P1-39
- P2-1
 - P2-2
 - P2-3
 - P2-4
 - P2-5
 - P2-6
 - P2-7
 - P2-8
 - P2-9
 - P2-10
 - P2-11
 - P2-12
 - P2-13
 - P2-14
 - P2-15
 - P2-16
 - P2-17
 - P2-18
 - P2-19
 - P2-20
 - P2-21
 - P2-22
 - P2-23
 - P2-24
 - P2-25
 - P2-26
 - P2-27
 - P2-28
 - P2-29
 - P2-30
 - P2-31
 - P2-32
 - P2-33
 - P2-34
 - P2-35
 - P2-36
 - P2-37
 - P2-38
 - P2-39
- U1B
 - U2B
 - U3B
 - U4B
 - U5B

Tphl from B to /Q Max 56ns
 Tphl from Clear to Q Max 27ns
 Minimum number of clocks from /WAIT high to T2 rise is 3, or 150ns at 20MHz.



/RUN low and /CYCLE high to disable stepping and add wait states
 /RUN low and /CYCLE low to disable stepping without wait states
 /RUN high and /CYCLE high to wait on /M1 fetch.
 /RUN high and /CYCLE low to wait on every machine cycle.



/RFSH may not be needed, but avoids a pull up.

TITLE: MT017_Stepper_v2	
Document Number:	REV:
Date: 01/04/2020 13:01	Sheet: 1/1