error: unkown subcircuit called in

27 views
Skip to first unread message

Saraslife

unread,
Mar 12, 2013, 2:18:49 AM3/12/13
to electr...@googlegroups.com
I have designed a Carry Look Ahead Adder using NAND and NOR gates. The schematic is perfect, simulation results are correct.

Now, while simulating layout, LTSpice gave an error saying "unknown subcircuit called in".

I have individually simulated each sub-circuit used in the design, no errors was encountered. Also, there is no problem with DRC & NCC. The schematic matches with Layout in all respects.

Kindly, post if you can diagnose the location of the problem or you suffered the same problem. I really need to find the solution.

Mohammad A Maktoom

unread,
Mar 12, 2013, 2:26:22 AM3/12/13
to electr...@googlegroups.com
Hello,

LTspice is not able to find the subcircuit.Usually, you have to place every module in the same folder. In case it still doesn’t solve the problem, kindly share your  jelib file.


--
You received this message because you are subscribed to the Google Groups "Electric VLSI Editor" group.
To unsubscribe from this group and stop receiving emails from it, send an email to electricvlsi...@googlegroups.com.
For more options, visit https://groups.google.com/groups/opt_out.
 
 



--
Best Regards,


Mohammad A Maktoomi
M.TECH(Electronic circuits & systems design) ,2011-2013
Electronics  Engineering Department
Aligarh Muslim University
INDIA-202002
www.maktoomi.blogspot.com
Contact: +91-9540642271
*****************************

Saraslife

unread,
Mar 19, 2013, 3:20:54 PM3/19/13
to electr...@googlegroups.com, amakt...@gmail.com
Hello,
I checked every file in the library is contained in the same folder.
Also, each sub-circuit is working perfectly independently.
I am not able to find out  the cause of the error in the LTSpice!

Kindly, have a look at the library file  attached to the post.

R. Jacob Baker

unread,
Mar 19, 2013, 3:23:52 PM3/19/13
to electr...@googlegroups.com
I would check to see if you have any control statements in your subcircuits (those starting with a period). For example, if you have a .tran in a subcircuit the simulation won't work.
http://cmosedu.com/jbaker/jbaker.htm

Saraslife

unread,
Mar 19, 2013, 3:25:26 PM3/19/13
to electr...@googlegroups.com, amakt...@gmail.com
Sorry for the post without attachment as I found out that I'm not able to attach files with the post as its causing ' #340  error while communicating with the server! '
What to do?

Saraslife

unread,
Mar 19, 2013, 3:30:35 PM3/19/13
to electr...@googlegroups.com
All my sub-circuits are free of spice codes.

Once there was a spice code in my subcircuit and the error in LTSpice was 'simulation already found'. This error was rectified when I removed the spice code from the sub-circuit.
But this time its a different error.

Jacob Wikner

unread,
Mar 19, 2013, 4:00:19 PM3/19/13
to electr...@googlegroups.com, weekendhw...@gmail.com

gladare en w

Jacob Wikner

unread,
Mar 19, 2013, 4:00:32 PM3/19/13
to electr...@googlegroups.com

wikner

Mohammad A Maktoom

unread,
Mar 20, 2013, 2:31:49 PM3/20/13
to electr...@googlegroups.com
Hi All,
Please  find the 'jelib' from Sumana  attached with this mail.

Thanks.
adders.jelib

Saraslife

unread,
Mar 24, 2013, 2:48:08 PM3/24/13
to electr...@googlegroups.com, amakt...@gmail.com
Hello!

Thank you Mohammad A Maktoomi for finding the fault.

The error was that the Electric was not able to identify the half adder subcircuit which was named as 1_bit_hf_add.
In the definition of subcircuit Electric renamed it as ' _1_bit_hf_' add whereas while calling the sub circuit it became '1_bit_hf_add' in the netlist (.spi file) and thus, the error.
So, we verified by making changes in the erroneous netlist i.e, adding a '_' before the name of the subcircuit and it worked perfectly.

But, still the error persisted and I had to change the netlist manually each time for it to run.  Then, I replaced the name of each cell which started with a number(0,1,2...etc) in the Electric library by alphabets and it worked!!!
Now, an error free netlist is generated automatically and simulation also occurs perfectly.
Reply all
Reply to author
Forward
0 new messages