Groupes
Connexion
Groupes
comp.arch
Conversations
À propos de :
Votre avis
Aide
info
Google Groupes n'accepte plus les nouveaux posts ni abonnements Usenet. Les contenus de l'historique resteront visibles.
Dismiss
En savoir plus
comp.arch
Contacter les propriétaires et les gestionnaires
1 à 30 sur 40654
Tout marquer comme lu
Signaler le groupe
0 sélectionné
Quadibloc
, …
David Brown
143
22 févr.
A Very Bad Idea
On 22/02/2024 13:42, Terje Mathisen wrote: > David Brown wrote: >> On 22/02/2024 10:44,
non lue,
A Very Bad Idea
On 22/02/2024 13:42, Terje Mathisen wrote: > David Brown wrote: >> On 22/02/2024 10:44,
22 févr.
Robert Finch
, …
Thomas Koenig
196
22 févr.
Tonight's tradeoff
Wondering tonight how to get by without virtual memory. The page table walker has some sort of bug in
non lue,
Tonight's tradeoff
Wondering tonight how to get by without virtual memory. The page table walker has some sort of bug in
22 févr.
Thomas Koenig
, …
John Levine
4
20 févr.
Cray-I basic gates
According to MitchAlsup1 <mitch...@aol.com>: >> So, does anybody have an idea of what
non lue,
Cray-I basic gates
According to MitchAlsup1 <mitch...@aol.com>: >> So, does anybody have an idea of what
20 févr.
Quadibloc
, …
Lawrence D'Oliveiro
96
19 févr.
The Attack of the Killer Micros
On Mon, 19 Feb 2024 16:25:19 -0000 (UTC), John Levine wrote: > According to Lawrence D'
non lue,
The Attack of the Killer Micros
On Mon, 19 Feb 2024 16:25:19 -0000 (UTC), John Levine wrote: > According to Lawrence D'
19 févr.
Quadibloc
, …
MitchAlsup1
850
18 févr.
Concertina II Progress
Tim Rentsch wrote: > Lynn Wheeler <ly...@garlic.com> writes: >> Tim Rentsch <tr.
non lue,
Concertina II Progress
Tim Rentsch wrote: > Lynn Wheeler <ly...@garlic.com> writes: >> Tim Rentsch <tr.
18 févr.
Vir Campestris
, …
EricP
62
15 févr.
AMD Cache speed funny
Michael S wrote: > On Wed, 14 Feb 2024 10:51:47 -0500 > EricP <ThatWouldBeTelling@thevillage
non lue,
AMD Cache speed funny
Michael S wrote: > On Wed, 14 Feb 2024 10:51:47 -0500 > EricP <ThatWouldBeTelling@thevillage
15 févr.
Quadibloc
, …
John Levine
18
15 févr.
And the Winner Is
According to Quadibloc <quad...@servername.invalid>: >> We used to make a set of
non lue,
And the Winner Is
According to Quadibloc <quad...@servername.invalid>: >> We used to make a set of
15 févr.
D
3 févr.
2460362.80155
22 february 2024 02:14:14 am (074w00:11,40n44:29; jd 2460362.80155) 21 february 2024 11:14:14 pm (
non lue,
2460362.80155
22 february 2024 02:14:14 am (074w00:11,40n44:29; jd 2460362.80155) 21 february 2024 11:14:14 pm (
3 févr.
BGB
, …
MitchAlsup
28
2 févr.
Misc: Preliminary (actual) performance: BJX2 vs RV64
On 2/2/2024 1:39 PM, MitchAlsup wrote: > BGB wrote: > >> On 2/1/2024 5:04 AM, Robert
non lue,
Misc: Preliminary (actual) performance: BJX2 vs RV64
On 2/2/2024 1:39 PM, MitchAlsup wrote: > BGB wrote: > >> On 2/1/2024 5:04 AM, Robert
2 févr.
Thomas Koenig
, …
Scott Lurndal
6
29 janv.
How is decimal arithmetic actually performed?
Thomas Koenig <tko...@netcologne.de> writes: >How do computers nowadays actually perform
non lue,
How is decimal arithmetic actually performed?
Thomas Koenig <tko...@netcologne.de> writes: >How do computers nowadays actually perform
29 janv.
Quadibloc
, …
MitchAlsup1
57
28 janv.
Interrupts on the Concertina II
EricP wrote: > MitchAlsup1 wrote: >> EricP wrote: >> >>> MitchAlsup1 wrote:
non lue,
Interrupts on the Concertina II
EricP wrote: > MitchAlsup1 wrote: >> EricP wrote: >> >>> MitchAlsup1 wrote:
28 janv.
Quadibloc
, …
BGB
30
27 janv.
The Impending Return of Concertina III
On 1/27/2024 11:25 AM, MitchAlsup1 wrote: > Robert Finch wrote: > >> On 2024-01-26 11:10
non lue,
The Impending Return of Concertina III
On 1/27/2024 11:25 AM, MitchAlsup1 wrote: > Robert Finch wrote: > >> On 2024-01-26 11:10
27 janv.
Quadibloc
,
MitchAlsup1
4
25 janv.
By Popular Demand
On Thu, 25 Jan 2024 01:47:07 +0000, Quadibloc wrote: > On Wed, 24 Jan 2024 20:05:23 +0000,
non lue,
By Popular Demand
On Thu, 25 Jan 2024 01:47:07 +0000, Quadibloc wrote: > On Wed, 24 Jan 2024 20:05:23 +0000,
25 janv.
Anton Ertl
, …
George Neuner
113
24 janv.
indirection in old architectures
On Wed, 24 Jan 2024 14:54:54 -0000 (UTC), John Levine <jo...@taugh.com> wrote: >According to
non lue,
indirection in old architectures
On Wed, 24 Jan 2024 14:54:54 -0000 (UTC), John Levine <jo...@taugh.com> wrote: >According to
24 janv.
Marco Moock
, …
MitchAlsup1
20
21 janv.
thread vs process
Marco Moock wrote: > Hello! > Some programs say that they are multi-process or multi-threaded.
non lue,
thread vs process
Marco Moock wrote: > Hello! > Some programs say that they are multi-process or multi-threaded.
21 janv.
Brian G. Lucas
, …
BGB
37
16 janv.
FPGA use
On 1/16/2024 12:47 AM, Terje Mathisen wrote: > BGB wrote: >> On 1/13/2024 2:45 PM, BGB wrote
non lue,
FPGA use
On 1/16/2024 12:47 AM, Terje Mathisen wrote: > BGB wrote: >> On 1/13/2024 2:45 PM, BGB wrote
16 janv.
Theo
, …
Anton Ertl
105
11 janv.
Re: AMD CPU funny
George Neuner <gneu...@comcast.net> writes: >On Tue, 09 Jan 2024 07:41:51 GMT, anton@mips.
non lue,
Re: AMD CPU funny
George Neuner <gneu...@comcast.net> writes: >On Tue, 09 Jan 2024 07:41:51 GMT, anton@mips.
11 janv.
Chris M. Thomasson
9 janv.
Some older tricks...
Fwiw, Food for thought. We can atomically increment a reference count along with obtaining a
non lue,
Some older tricks...
Fwiw, Food for thought. We can atomically increment a reference count along with obtaining a
9 janv.
Quadibloc
, …
MitchAlsup
5
8 janv.
Decoding Instructions in Parallel
EricP wrote: > MitchAlsup wrote: >> Quadibloc wrote: >> >>> Given that I do
non lue,
Decoding Instructions in Parallel
EricP wrote: > MitchAlsup wrote: >> Quadibloc wrote: >> >>> Given that I do
8 janv.
Quadibloc
, …
BGB
91
6 janv.
What the World Needs Now
On 12/21/2023 12:41 AM, Anton Ertl wrote: > Stefan Monnier <mon...@iro.umontreal.ca> writes
non lue,
What the World Needs Now
On 12/21/2023 12:41 AM, Anton Ertl wrote: > Stefan Monnier <mon...@iro.umontreal.ca> writes
6 janv.
Thomas Koenig
, …
MitchAlsup
10
4 janv.
Benefit vs cost of zero-cycle register moves
MitchAlsup <mitch...@aol.com> schrieb: > Scott Lurndal wrote: > >> I can't
non lue,
Benefit vs cost of zero-cycle register moves
MitchAlsup <mitch...@aol.com> schrieb: > Scott Lurndal wrote: > >> I can't
4 janv.
Stephen Fuld
, …
MitchAlsup
51
3 janv.
Whither the Mill?
Scott Lurndal wrote: > mitch...@aol.com (MitchAlsup) writes: >>Scott Lurndal wrote: >
non lue,
Whither the Mill?
Scott Lurndal wrote: > mitch...@aol.com (MitchAlsup) writes: >>Scott Lurndal wrote: >
3 janv.
Chris M. Thomasson
29/12/2023
older hyperthreaded intel processors...
How many of you remember this gem: https://www.intel.com/content/dam/www/public/us/en/documents/
non lue,
older hyperthreaded intel processors...
How many of you remember this gem: https://www.intel.com/content/dam/www/public/us/en/documents/
29/12/2023
Anton Ertl
, …
Chris M. Thomasson
178
27/12/2023
Memory dependency microbenchmark
On 12/27/2023 1:12 PM, Chris M. Thomasson wrote: > On 12/27/2023 9:21 AM, MitchAlsup wrote: >
non lue,
Memory dependency microbenchmark
On 12/27/2023 1:12 PM, Chris M. Thomasson wrote: > On 12/27/2023 9:21 AM, MitchAlsup wrote: >
27/12/2023
Chris M. Thomasson
2
26/12/2023
xchg based work "queue" thing, just for fun...
On 12/25/2023 9:56 PM, Chris M. Thomasson wrote: > Fwiw, here is my C++ code using Relacy Race
non lue,
xchg based work "queue" thing, just for fun...
On 12/25/2023 9:56 PM, Chris M. Thomasson wrote: > Fwiw, here is my C++ code using Relacy Race
26/12/2023
John Dallman
, …
Marco Moock
6
21/12/2023
Google Groups ending Usenet access
Am 15.12.2023 schrieb j...@cix.co.uk (John Dallman): As an alternative for those who used it, please
non lue,
Google Groups ending Usenet access
Am 15.12.2023 schrieb j...@cix.co.uk (John Dallman): As an alternative for those who used it, please
21/12/2023
Quadibloc
, …
MitchAlsup
94
19/12/2023
Alternative Representations of the Concertina II ISA
Thomas Koenig wrote: > Still, when I see an inefficiency, even minor, I tend to remark > on it
non lue,
Alternative Representations of the Concertina II ISA
Thomas Koenig wrote: > Still, when I see an inefficiency, even minor, I tend to remark > on it
19/12/2023
Chris M. Thomasson
, …
EricP
15
17/12/2023
hmac hardware acceleration...
On 12/17/2023 12:44 PM, Chris M. Thomasson wrote: > On 12/17/2023 9:57 AM, MitchAlsup wrote: >
non lue,
hmac hardware acceleration...
On 12/17/2023 12:44 PM, Chris M. Thomasson wrote: > On 12/17/2023 9:57 AM, MitchAlsup wrote: >
17/12/2023
Chris M. Thomasson
, …
MitchAlsup
48
15/12/2023
My older asm...
On 12/15/2023 9:15 AM, MitchAlsup wrote: > Chris M. Thomasson wrote: > >> On 12/6/2023 7:
non lue,
My older asm...
On 12/15/2023 9:15 AM, MitchAlsup wrote: > Chris M. Thomasson wrote: > >> On 12/6/2023 7:
15/12/2023
Michael S
, …
David Brown
33
11/12/2023
Bit sequences with bounded number of continuous 1s.
On Mon, 11 Dec 2023 08:59:49 +0100 David Brown <david...@hesbynett.no> wrote: > On 10/12/
non lue,
Bit sequences with bounded number of continuous 1s.
On Mon, 11 Dec 2023 08:59:49 +0100 David Brown <david...@hesbynett.no> wrote: > On 10/12/
11/12/2023