Fwd: {Disarmed} [Turk_IC_Design] HMC Istanbul is looking for Digital IC Design Engineer

30 views
Skip to first unread message

Tulay Yildirim

unread,
Mar 23, 2013, 8:05:41 AM3/23/13
to ytu-ehm-...@googlegroups.com, YSA2...@googlegroups.com


---------- Forwarded message ----------
From: Ercan <erc...@yahoo.com>
Date: Fri, Mar 22, 2013 at 2:36 PM
Subject: {Disarmed} [Turk_IC_Design] HMC Istanbul is looking for Digital IC Design Engineer
To: Turk_IC...@yahoogroups.com


 

Dear All
 
Hittite Microwave Corporation Istanbul Design Center (HITT) is seeking to extend its growing team. If interested, please send a resume to Ercan ALTUNTAS (ercan.a...@hittite.com)
 
Regards

Hittite Microwave's Istanbul Design Center is seeking an intermediate/senior Digital IC design engineer. The ideal candidate would have the following qualifications:

  • BSEE or MSEE with +4 years relevant design experience in industry
  • Experience with best ASIC design practices
  • Clock domain clarity, coding for synthesis, verification, documentation
  • Front-to-back ASIC experience from HDL through to Place and Route with timing closure
  • Experience in DSP, radio architectures and digital communications
  • Lab experience and experience with FPGAs.
  • Experience with the following tools: Matlab, Synopsys Design Compiler or Cadence RTL Compiler, Cadence Virtuoso and Analog Environment, Cadence Encounter, TCL, shell scripting.
  • Strong experience in  Design For Test and Design For Manufacturing

 
Job Description:

  • Detailed block architecture/design of digital circuits
    • In-depth understanding of block requirements, system needs, and interfaces
    • Top down specification & design using Verilog and/or Verilog-A
    • Develop block specification
    • Determine appropriate design approach and partitioning
    • Implement design through RTL coding
  • Implementation
    • Development of constraints and scan chain insertion
    • Perform block and chip level synthesis
    • Static Timing Analysis, both for block and chip level
    • Place and Route synthesized blocks
  • Verification
    • Block level verification to validate block performance and adherence to requirements
    • SoC integration and infrastructure ver ification
    • Verification of mixed-signal IP integration
    • Determine and use of verification approach, such as directed, random, and assertion based methods

__._,_.___
Reply via web post Reply to sender Reply to group Start a New Topic Messages in this topic (1)
Recent Activity:
.
Web Bug from http://geo.yahoo.com/serv?s=97359714/grpId=11140436/grpspId=1705689267/msgId=613/stime=1363991024
__,_._,___

Reply all
Reply to author
Forward
0 new messages