Groups
Conversations
All groups and messages
Send feedback to Google
Help
Sign in
Groups
X86-64 System V Application Binary Interface
Conversations
About
X86-64 System V Application Binary Interface
1–30 of 115
This is the place to discuss modification and extension of x86-64 processor specific System V Application Binary Interface. The current x86-64 psABI source is at
https://github.com/hjl-tools/
x86-psABI
Mark all as read
Report abusive group
0 selected
Florian Weimer
, …
mas...@google.com
4
12/22/22
Alternative CET ABI
On Thursday, July 30, 2020 at 10:14:47 AM UTC-7 hjl....@gmail.com wrote: On Thu, Jul 30, 2020 at 9:54
unread,
Alternative CET ABI
On Thursday, July 30, 2020 at 10:14:47 AM UTC-7 hjl....@gmail.com wrote: On Thu, Jul 30, 2020 at 9:54
12/22/22
H.J. Lu
, …
Michael Matz
9
12/7/22
Remove MPX support
Hello, On Wed, 7 Dec 2022, 'Jan Beulich' via X86-64 System V Application Binary Interface
unread,
Remove MPX support
Hello, On Wed, 7 Dec 2022, 'Jan Beulich' via X86-64 System V Application Binary Interface
12/7/22
Adam Sandberg Eriksson
,
Michael Matz
2
10/27/22
meta: current pdf link MR
Hey, On Wed, 26 Oct 2022, Adam Sandberg Eriksson wrote: > I want to bring your attention to this
unread,
meta: current pdf link MR
Hey, On Wed, 26 Oct 2022, Adam Sandberg Eriksson wrote: > I want to bring your attention to this
10/27/22
H.J. Lu
,
Carlos O'Donell
2
10/26/22
_BitInt: Update alignment of _BitInt(N) for N > 64
On 10/25/22 17:04, HJ Lu wrote: > Hi, > > For N > 64, _BitInt(N) is aligned to 64 bits. I
unread,
_BitInt: Update alignment of _BitInt(N) for N > 64
On 10/25/22 17:04, HJ Lu wrote: > Hi, > > For N > 64, _BitInt(N) is aligned to 64 bits. I
10/26/22
Hongtao Liu
, …
H.J. Lu
16
6/20/22
Re: [PATCH] Add optional __Bfloat16 support
New merge request for it. https://gitlab.com/x86-psABIs/x86-64-ABI/-/merge_requests/35 On Fri, Jun 17
unread,
Re: [PATCH] Add optional __Bfloat16 support
New merge request for it. https://gitlab.com/x86-psABIs/x86-64-ABI/-/merge_requests/35 On Fri, Jun 17
6/20/22
Jan Beulich
5/24/22
GNU_PROPERTY_X86_ISA_1_BASELINE set of features
Hello, wasn't this meant to cover everything x86-64 takes as a prereq? If so, why does it not
unread,
GNU_PROPERTY_X86_ISA_1_BASELINE set of features
Hello, wasn't this meant to cover everything x86-64 takes as a prereq? If so, why does it not
5/24/22
H.J. Lu
, …
Florian Weimer
6
3/1/22
Re: x86-64: new CET-enabled PLT format proposal
I do wonder if time is better spent on making symbol binding faster in general, and eliminate the
unread,
Re: x86-64: new CET-enabled PLT format proposal
I do wonder if time is better spent on making symbol binding faster in general, and eliminate the
3/1/22
H.J. Lu
,
Michael Matz
4
1/10/22
Need clarification for zero width bitfield
Hello, On Mon, 20 Dec 2021, HJ Lu wrote: > > > The current psABI doesn't seem to mention
unread,
Need clarification for zero width bitfield
Hello, On Mon, 20 Dec 2021, HJ Lu wrote: > > > The current psABI doesn't seem to mention
1/10/22
H.J. Lu
, …
Florian Weimer
7
8/25/21
[PATCH v2] Add _BitInt(N) from ISO/IEC WG14 N2763
On Wed, Aug 25, 2021 at 5:59 AM Florian Weimer <fwe...@redhat.com> wrote: > > * HJ Lu:
unread,
[PATCH v2] Add _BitInt(N) from ISO/IEC WG14 N2763
On Wed, Aug 25, 2021 at 5:59 AM Florian Weimer <fwe...@redhat.com> wrote: > > * HJ Lu:
8/25/21
H.J. Lu
, …
Michael Matz
5
8/14/21
[PATCH] Add optional _BitInt(N) from ISO/IEC WG14 N2763
On Tue, Aug 10, 2021 at 8:52 AM Michael Matz <ma...@suse.de> wrote: > > Hello, > >
unread,
[PATCH] Add optional _BitInt(N) from ISO/IEC WG14 N2763
On Tue, Aug 10, 2021 at 8:52 AM Michael Matz <ma...@suse.de> wrote: > > Hello, > >
8/14/21
H.J. Lu
,
Jan Beulich
2
7/20/21
[PATCH] Add a footnote for passing arguments to landing pad
On 19.07.2021 19:55, HJ Lu wrote: > --- a/x86-64-ABI/libraries.tex > +++ b/x86-64-ABI/libraries
unread,
[PATCH] Add a footnote for passing arguments to landing pad
On 19.07.2021 19:55, HJ Lu wrote: > --- a/x86-64-ABI/libraries.tex > +++ b/x86-64-ABI/libraries
7/20/21
H.J. Lu
, …
Fāng-ruì Sòng
6
7/19/21
[PATCH] Correct registers used for passing arguments to landing pad
On Mon, Jul 19, 2021 at 6:16 AM 'Jan Beulich' via X86-64 System V Application Binary
unread,
[PATCH] Correct registers used for passing arguments to landing pad
On Mon, Jul 19, 2021 at 6:16 AM 'Jan Beulich' via X86-64 System V Application Binary
7/19/21
H.J. Lu
,
Jan Beulich
4
5/25/21
[PATCH] Add GNU_PROPERTY_X86_FEATURE_2_CODE16
On Tue, May 25, 2021 at 6:00 AM Jan Beulich <jbeu...@suse.com> wrote: > > On 25.05.2021
unread,
[PATCH] Add GNU_PROPERTY_X86_FEATURE_2_CODE16
On Tue, May 25, 2021 at 6:00 AM Jan Beulich <jbeu...@suse.com> wrote: > > On 25.05.2021
5/25/21
H.J. Lu
5/24/21
[PATCH] Document how complex __float128 is passed
Complex __float128 is passed as if: struct complex __float128 { __float128 real; __float128 imag; };
unread,
[PATCH] Document how complex __float128 is passed
Complex __float128 is passed as if: struct complex __float128 { __float128 real; __float128 imag; };
5/24/21
H.J. Lu
, …
Fāng-ruì Sòng
14
5/16/21
RFC: R_X86_64_COPY and function pointer
On 2021-01-07, HJ Lu wrote: >On Thu, Jan 7, 2021 at 1:00 PM Fāng-ruì Sòng <mas...@google.com
unread,
RFC: R_X86_64_COPY and function pointer
On 2021-01-07, HJ Lu wrote: >On Thu, Jan 7, 2021 at 1:00 PM Fāng-ruì Sòng <mas...@google.com
5/16/21
H.J. Lu
, …
Fangrui Song
10
5/4/21
[PATCH] Clarify R_X86_64_REX_GOTPCRELX transformation
On Tue, May 4, 2021 at 9:15 AM Michael Matz <ma...@suse.de> wrote: > > Hello, > > On
unread,
[PATCH] Clarify R_X86_64_REX_GOTPCRELX transformation
On Tue, May 4, 2021 at 9:15 AM Michael Matz <ma...@suse.de> wrote: > > Hello, > > On
5/4/21
H.J. Lu
4/28/21
[PATCH] Document GNU_PROPERTY_X86_XXX
https://gitlab.com/x86-psABIs/x86-64-ABI/-/merge_requests/13 HJ ---- The .note.gnu.property section
unread,
[PATCH] Document GNU_PROPERTY_X86_XXX
https://gitlab.com/x86-psABIs/x86-64-ABI/-/merge_requests/13 HJ ---- The .note.gnu.property section
4/28/21
Joao Moreira
3
3/19/21
Fine-grained Forward CFI on top of Intel CET / IBT
>> That is a good point about R11 availability. Have you examined kernel >> images for
unread,
Fine-grained Forward CFI on top of Intel CET / IBT
>> That is a good point about R11 availability. Have you examined kernel >> images for
3/19/21
Lukas Diekmann
, …
Florian Weimer
5
3/4/21
Change to the documentation discussing stack frames
The pull request for this is ready but unfortunately seems to have stalled: https://gitlab.com/x86-
unread,
Change to the documentation discussing stack frames
The pull request for this is ready but unfortunately seems to have stalled: https://gitlab.com/x86-
3/4/21
H.J. Lu
,
xiang1...@intel.com
3
12/22/20
x86-64-psABI: Add Intel LAM support
On Tue, Dec 22, 2020 at 4:29 PM xiang1...@intel.com <xiang1...@intel.com> wrote: > >
unread,
x86-64-psABI: Add Intel LAM support
On Tue, Dec 22, 2020 at 4:29 PM xiang1...@intel.com <xiang1...@intel.com> wrote: > >
12/22/20
H.J. Lu
, …
Florian Weimer
13
9/11/20
Passing and returning "non-standard" vector types aren't specified
* HJ Lu: >> > I found this: >> > >> > Vector (SIMD) Function ABI >>
unread,
Passing and returning "non-standard" vector types aren't specified
* HJ Lu: >> > I found this: >> > >> > Vector (SIMD) Function ABI >>
9/11/20
H.J. Lu
, …
Florian Weimer
3
8/31/20
[RFC] Document the %fs segment register as the thread pointer
* Jan Beulich: > On 29.08.2020 17:38, HJ Lu wrote: >> The %fs segment register is designated
unread,
[RFC] Document the %fs segment register as the thread pointer
* Jan Beulich: > On 29.08.2020 17:38, HJ Lu wrote: >> The %fs segment register is designated
8/31/20
H.J. Lu
,
Florian Weimer
4
8/7/20
[x86-64 psABI] x86-64 micro-architecture levels
On Fri, Aug 7, 2020 at 9:28 AM Florian Weimer <fwe...@redhat.com> wrote: > > * HJ Lu:
unread,
[x86-64 psABI] x86-64 micro-architecture levels
On Fri, Aug 7, 2020 at 9:28 AM Florian Weimer <fwe...@redhat.com> wrote: > > * HJ Lu:
8/7/20
H.J. Lu
8/3/20
[x86-64 psABI] RFC: Document Intel AMX
Intel Advanced Matrix Extensions (Intel AMX) is a new programming paradigm consisting of two
unread,
[x86-64 psABI] RFC: Document Intel AMX
Intel Advanced Matrix Extensions (Intel AMX) is a new programming paradigm consisting of two
8/3/20
Florian Weimer
, …
Carlos O'Donell
25
7/31/20
New x86-64 micro-architecture levels
On 7/22/20 6:34 AM, Florian Weimer wrote: > * Jan Beulich: > >> On 21.07.2020 20:04,
unread,
New x86-64 micro-architecture levels
On 7/22/20 6:34 AM, Florian Weimer wrote: > * Jan Beulich: > >> On 21.07.2020 20:04,
7/31/20
H.J. Lu
,
Joseph Myers
4
5/5/20
Document MXCSR register behavior for exception handling
On Tue, May 5, 2020 at 2:31 PM HJ Lu <hjl....@gmail.com> wrote: > > On Tue, May 5, 2020
unread,
Document MXCSR register behavior for exception handling
On Tue, May 5, 2020 at 2:31 PM HJ Lu <hjl....@gmail.com> wrote: > > On Tue, May 5, 2020
5/5/20
H.J. Lu
, …
Florian Weimer
7
5/4/20
RFC: Add optional _Float16 support
On Mon, May 4, 2020 at 7:47 AM Florian Weimer <fwe...@redhat.com> wrote: > > * HJ Lu:
unread,
RFC: Add optional _Float16 support
On Mon, May 4, 2020 at 7:47 AM Florian Weimer <fwe...@redhat.com> wrote: > > * HJ Lu:
5/4/20
H.J. Lu
, …
Michael Matz
35
4/7/20
RFC: Usefulness of SHT_X86_64_UNWIND
Hello, On Wed, 1 Apr 2020, 'Fangrui Song' via X86-64 System V Application Binary Interface
unread,
RFC: Usefulness of SHT_X86_64_UNWIND
Hello, On Wed, 1 Apr 2020, 'Fangrui Song' via X86-64 System V Application Binary Interface
4/7/20
Sriraman Tallam
, …
Ali Bahrami
11
2/11/20
Re: Request for a new relaxed relocation types to support Basic Block Sections
Hello Ali, On Tue, Feb 11, 2020 at 12:56 PM Ali Bahrami <Ali.B...@oracle.com> wrote: >
unread,
Re: Request for a new relaxed relocation types to support Basic Block Sections
Hello Ali, On Tue, Feb 11, 2020 at 12:56 PM Ali Bahrami <Ali.B...@oracle.com> wrote: >
2/11/20
H.J. Lu
, …
Michael Matz
15
1/28/20
RFC: Require REX prefix to encode R_X86_64_GOTTPOFF
Hello HJ, On Mon, 27 Jan 2020, HJ Lu wrote: > There are 2 kinds of TLSDESC relaxations: GDesc -
unread,
RFC: Require REX prefix to encode R_X86_64_GOTTPOFF
Hello HJ, On Mon, 27 Jan 2020, HJ Lu wrote: > There are 2 kinds of TLSDESC relaxations: GDesc -
1/28/20