DFT Engineer - San Jose, CA - INTERVIEWS ASAP

0 views
Skip to first unread message

Vivek samant

unread,
Aug 16, 2011, 2:58:26 PM8/16/11
to vrsop...@gmail.com

********* PLEASE RESPOND TO Vi...@optyinc.com ***************

 

****************DIRECT CLIENT *************

 

********INTERVIEWS ASAP***********

 

Location – San Jose, CA

Duration – 6 + months

 

DFT Engineer

 

Location: San Jose, CA Start : ASAP 6 + months 


1) Good conceptual knowledge of DFT 2) Proven, hands-on knowledge of following DFT features : SCAN, ATPG (good experience on aspects like Stuck-at, at-speed, path delay, delay defect patterns, test coverage analysis and improvement, Compression logic ) 3) hands on experience in JTAG & Boundary scan 4) knowledge on p1500, 1149.1 1149.6 standards 5) Worked extensively on Memory testing ( structures like BIST , Built in self repair )for embedded memories, Embedded RA, external memories 6) Handling Special IOs, Analog IPs, other IPs ,serdes PLL etc. for DFT 7) Worked extensively on DFT netlist and Played role in creating DFT constraints for P&R; and STA 8) Familiar with physical design flows and interaction with the PD engineers for DFT insertion 9) LBIST 10) PERL/ TCL and/ or shell scripting is highly desirable 11) Good communication skill 12) Proven hands on experience in simulation, debug in module level and chip level 13) - Toolset: Must have proficiency in any one or combination of MentorGraphics/Synopsys/Cadence EDA tools like Fastscan, TestKompress, TetraMax, DFTMax, DFTCompiler, DFTAdvisor. EncounterTest. Must have good experience with one of the simulation tools - VCS/Modelsim/NCSim. Good to have knowledge on Debussy/Verdi 14) Integration & Verification Experience of the DFT structures ( BIST) at the RTL / GATE level is also a Must 15) Good verification skill in debugging simulation failures is a must 16) Candidate should have worked for DFT Implementation and Verification for at least 3 SoC - Knowledge of the following would be a plus: 1) Activities involved in tester support 2) Verilog RTL coding and verification 3) system verilog



Thanks!!   

Vivek Samant

Resource Manager

Optimum Technology Solutions Inc.

*********************************************

Consistently delivering optimum, cost effective, valuable IT-based solutions to our clients

Optimum Technology Solutions Inc.,

Phone: 615-346-9325

Fax : 615-523-2880

Email: vi...@optyinc.com

Reply all
Reply to author
Forward
0 new messages