You do not have permission to delete messages in this group
Copy link
Report message
Show original message
Either email addresses are anonymous for this group or you need the view member email addresses permission to view the original message
to vlsic...@googlegroups.com
Dear Friends..
i am looking for potential candidates for San Jose and Taiwan location for the position of CPU Verification Technical Manager / RTL logic design manager
Placement location – San Jose-USA and Taiwan both.
San Jose position - candidate should be a USA permanent resident/ green card holder/ and the one who has valid work permit. Taiwan Position - Client will take care ... Position -- very urgent and need to be filled ASAP.
processing time - 2-3weeks alltogether. Major constraint -- candidate from IIT,MIT, Stanford and 1st tier world-class ranking university is highly preferred. It can be bachelor/ Masters/ PhD and processor / SOC Architecture exp is highly required
Pakcage – Will be the best in the semiconductor industry Type -Full time and permanent. other criteria -Those with outstanding performance as a Manager and publication in semiconductory industry/IEEE and patent's holding is also very important criteria for hiring decision.
-- Have a good day
Thanks&Regards Gopalakrishnan Sethuraj "It is not important to make the right decision,but it is important to make the decision right...That's called ATTITUDE "