Query

12 views

Skip to first unread message

Aditya Sharma

unread,

Jul 31, 2012, 5:30:55 AM7/31/12

to vlsiat...@googlegroups.com

Q1. write speed 80 words/100 clocks. Read speed 8 words/10 clocks.what is fifo depth.
Q2. Architecture pipelining .
Q3. Desian a 4 bit counter using 16*4 memory.
Q4.what is slice in fpga.?
Q5.do clock buffer delay is included while calculating maximum frequency of operation.?

Aditya

Sent from Yahoo! Mail on Android

Reply all

Reply to author

Forward

0 new messages