[vlsi_iiith] Job Openings

31 views
Skip to first unread message

Ganesh Nalawade

unread,
Jul 14, 2014, 5:05:07 AM7/14/14
to vlsi_...@googlegroups.com
Hi All,


Please refer below JD for opening in Juniper Network, please share me your
resume if interested.

Regards,
Ganesh

 

Role : Senior / Lead Design Engineer

Position : ASIC Engineer 3 / ASIC Engineer 4

Experience : 5  - 12 years

Job Location: Bangalore

Role

Responsible for block level/ full chip design.

  Responsibilities

  • Develop architecture, micro-architecture and RTL implementation for ASIC's and systems for high-performance networking products. 
  • Work with verification engineers to ensure first-time working silicon.
  • Perform logic synthesis and timing analysis. Lead a team of engineers to successfully deliver chip from specification to tapeout.
  • Work with physical design and signal integrity teams to achieve timing closure in routed netlists.
  • Mentor junior engineers with design flow, strategy.
  • Will work with methodology team to decide future technology flows.
  • Will work on fullchip STA.

 

 

 

ASIC at Juniper India offers–

ASIC Technology

  • 28 nanometer
  • 15-30 million placeable objects
  • 300 million gates
  • 2-5B transistors
  • 160 high speed links
  • Clock frequency 640- 1000 MHz

Juniper ASIC team in Bangalore owns multiple major blocks / modules / chips across next generation...

  • Router
  • Switch
  • Data Center
  • Optical Chipset

 

Juniper ASIC

ASIC is the differentiator starting from our 1st router to our latest products. Our ASICs have been feature rich without sacrifice in performance. Juniper ASIC Organizations mission is to deliver on-time, error-free, high performing, scalable, lowest cost, power efficient SILICON that is widely-deployable and beats the competition. We have developed 3 generations of high end router chipsets. ASIC was a differentiating factor for Juniper from our first product M40 to the latest T4000 and MX960. We have a track record of delivering 90+ ASICs, which were first time correct.

 

 

 

 


Reply all
Reply to author
Forward
0 new messages