why PMOS is used as pullup device and NMOS is used as pull down device.
3,267 views
Skip to first unread message
sonal aggarwal
unread,
Apr 25, 2011, 4:43:49 AM4/25/11
Reply to author
Sign in to reply to author
Forward
Sign in to forward
Delete
You do not have permission to delete messages in this group
Copy link
Report message
Show original message
Either email addresses are anonymous for this group or you need the view member email addresses permission to view the original message
to vlsi-des...@googlegroups.com
why PMOS transistors is used as pullup device while NMOS is used as pulldown device?
Narveer Yadav
unread,
Apr 25, 2011, 4:52:53 AM4/25/11
Reply to author
Sign in to reply to author
Forward
Sign in to forward
Delete
You do not have permission to delete messages in this group
Copy link
Report message
Show original message
Either email addresses are anonymous for this group or you need the view member email addresses permission to view the original message
to vlsi-des...@googlegroups.com
NMOS can pull-down output to 0V but it can pull-up maximum to VDD-Vtn. So it is bad-1 and good-0. PMOS can pull-up output to VDD but it can pull-down to Vtp. So it is bad-0 but good-1 where Vtn,Vtp are threshold voltage for NMOS and PMOS respectively.