Job Offering at Cadence Design Systems (Design Engineer)
Akshay Nh
|
Details of open position
|
Lead/Principal Design Engineer (Multiple Position)
Job ID: R24048/ R25946/ R25945
Location : Bangalore
Experience level: 5-14 years
Education: BE/ B.Tech/ ME/ M.Tech / MS
|
Nilay Doshi
Hello Everyone,
There are multiple openings for various location (Ahmedabad/Pune/Bangalore/Noida) for Cadence Design Systems.
You can drop me a mail with latest CV if you are interested.
Mail Id : neel2...@gmail.com
Software Engineer
Job ID: R26108/R26313
Location : Ahmedabad
Experience level: 2+ years
Education: BE/ B.Tech/ ME/ M.Tech / MS
- Good working knowledge of various verification concepts such as Verification architecture, coverage, checkers, test plan etc.
- Strong in building Verification environments based on UVM, System Verilog
- Should have participated in building IP/full chip verification environments, verification planning and closure process.
- Domain expertise in NVMe, SAS, SATA, WiFi, Bluetooth, DFI, DDR/LPDDR, PCIe, Flash would be a strong plus
- Programming skills: C, Verilog, System Verilog mandatory. C++ would be a strong plus.
- Very good debugging and analytical skills
- Should have good communication skills and should be a good team player
Design Engineer II
Job ID: R24934
Location : Pune
Experience level: 3+ years
Education: BE/ B.Tech/ ME/ M.Tech / MS
- Should have good experience in developing and optimizing core signal processing algorithms ( for communication or multi-media domain) in C and assembly-language/intrinsic programming for a DSP or DSP-like processor.
- Should have a good knowledge of processor ISA/architecture for at least 1-2 DSP and strong grasp on the issues surrounding software performance tuning for the given DSP ISA/architecture.
- Should have experience in applying principles of good software and interface design, and experience with at least one revision control system.
- Good technical communication skills are required.
- Must be self-motivated and capable of working independently or as part of a team.
- Experience/knowledge of Wireless Communications PHY standards will be a plus.
Lead Design Engineer
Job ID: R27538
Location : Pune
Experience level: 5+ years
Education: BE/ B.Tech/ ME/ M.Tech / MS
- Relevant experience in ASIC design environment may be considered.
- Should have experience of complete physical design flow, with expertise in logic synthesis, formal verification, timing analysis or physical designing from floor planning, clock tree synthesis, place and route.
- Experience with Cadence digital design tools - Genus, Innovus, Quantus, Voltus and Tempus will be an added advantage.
- Hands on scripting experience in Perl, TCL, make.
- Experience in mentoring junior engineers
- Must have excellent communication skills, analytical and problem solving skills.
- Should be self-motivated and good team player
Design Engineer II
Job ID: R25072
Location : Pune
Experience level: 3+ years
Education: BE/ B.Tech/ ME/ M.Tech / MS
- Should have a good experience in developing and optimizing core signal processing algorithms (for video and imaging domain) in C and assembly-language/intrinsic programming for a DSP or DSP-like processor.
- Should have a good knowledge of processor ISA/architecture for at least 1-2 DSP and very good grasp on the issues surrounding software performance tuning for the given DSP ISA/architecture.
- Should have experience in applying principles of good software and interface design, and experience with at least one revision control system.
- Good technical communication skills are required.
- Candidate must be self-motivated and capable of working independently.
- Experience/knowledge of video-image processing is required.
- 3-5 years work experience in optimization of DSP, Video/Imaging algorithms/modules for a given DSP.
Lead Design Engineer
Job ID: R26913
Location : Pune
Experience level: 5+ years
Education: BE/ B.Tech/ ME/ M.Tech / MS
- Excellent design verification experience
- Experience in mentoring junior engineers
- Excellent knowledge of computer architecture and design verification fundamentals
- Some experience with Verilog and popular EDA simulation, System Verilog assertions and testbench methodologies
- Experience in developing complex test bench in System Verilog using OVM/UVM methodology
- Exposure to scripting languages like Perl, Unix shell or similar languages
- Some experience with assembly language programming required
- Excellent written and oral communication skills necessary
Sr Principal Design Engineer
Job ID: R24919
Location : Pune
Experience level: 12+ years
Education: BE/ B.Tech/ ME/ M.Tech / MS
- Experience in software development may also be considered
- Good S/W programming expertise in core Java.
- Excellent UI development skills.
- Strong object-oriented design and programming skills, experience in developing multi-threaded programs.
- Strong CS fundamentals including algorithms, data structure, runtime analysis.
- Good understanding of design patterns and experience in implementing them.
- Experience in user interface development using AWT/SWING or, SWT, JFace.
- Experience in eclipse plugin development will be a distinct advantage
- Experience in embedded software development and /or experience with GNU development tools (e.g. gcc, gdb) will be a distinct advantage
- Experience with C/C++ and the Eclipse CDT framework will be an advantage
Lead Design Engineer
Job ID: R24988/ R25774
Location : Pune
Experience level: 5+ years
Education: BE/ B.Tech/ ME/ M.Tech / MS
- Need to gain complete architecture knowledge and block level details of the various IPs
- Main technical interface to assist customers in:
- pre-silicon and post-silicon verification efforts
- Synthesis and STA timing closure efforts
- Work on SOC and system integration issues.
- Understand SOC characterization data in terms jitter, isi, timing budget and take decisions on system level issues
- Lead a team of product engineers to build a strong product engineering team
- Work closely with front end design and physical design teams to keep product engineering team abreast with all latest developments
Lead Design Engineer
Job ID: R27261
Location : Pune
Experience level: 5+years
Education: BE/ B.Tech/ ME/ M.Tech / MS
- Should have good experience in developing and optimizing core signal processing algorithms ( for communication or multi-media domain) in C and assembly-language/intrinsic programming for a DSP or DSP-like processor.
- Should have a good knowledge of processor ISA/architecture for at least 1-2 DSP and strong grasp on the issues surrounding software performance tuning for the given DSP ISA/architecture.
- Should have experience in applying principles of good software and interface design, and experience with at least one revision control system.
- Good technical communication skills are required.
- Must be self-motivated and capable of working independently or as part of a team.
- Experience/knowledge of Wireless Communications PHY standards will be a plus.
Lead Design Engineer (Multiple Position)
Job ID: R24048/ R25946/ R25945
Location : Bangalore
Experience level: 5+ years
Education: BE/ B.Tech/ ME/ M.Tech / MS
- Proficient in RTL coding, datapath designs, complex FIFO design
- Strong knowledge on complete design flows and rigorous checks before delivery to other teams or customers ex- LINT, SDC, CDC, DFT, Low power and trial PnR.
- Good experience of micro architecture, design, synthesize for a complex SerDes IP in various technology nodes.
- Desired Protocols knowledge – USB, PCie, MIPI(DPHY), HDMI/Display
- Work closely with Analog design teams to co-develop algorithms, feedback design loops as well as high speed critical digital circuits
- Good understanding of working with signal processing IPs in terms of knowing calibrations, plls, dividers.
Principal Software Engineer
Job ID: R26325
Location: Bangalore
Experience Level: 8+ yrs
Education: ME/ M Tech / MS
- Person will be responsible for designing and developing physical estimation and optimization software.
- Development responsibilities will include physical optimization engine development, data-model enhancements, and API/Class definition & enhancement
- Experience developing and maintaining C++ based applications on a Unix or Linux environment
- Excellent algorithmic skills
Lead Product Validation Engineer
Job ID: R25045
Location: Bangalore
Experience Level: 5+ yrs
Education: ME/ M Tech / MS
- Good understanding of CMOS concepts and advanced Analog/Mixed signal IC layout techniques
- Prior Design experience using Cadence Custom IC Design tools (Virtuoso) and flows.
- Good working knowledge of EDA tools (Cadence/ Others) with focus towards debugging design/ verification problems using these tools
- knowledge of SKILL and shell programming desirable
- Knowledge of PDK handling & validation will be an added advantage
Principal Software Engineer
Job ID: R26406
Location: Bangalore
Experience Level: 8+ yrs
Education: ME/ M Tech / MS
- Part of R&D team creating technologies and products that enable static and dynamic transistor level analysis of the most advanced custom digital and mixed-signal circuits built for communication, IOT and AI markets
- Experience developing and maintaining C++ based applications on a Unix or Linux environment
- Experience in development of circuit simulation programs and one or more of transistor level timing, aging, reliability, power and emir analysis
- Proficiency designing data structures, algorithms, and software engineering principles
Design Engineer (Multiple Position)
Job ID: R26342/ R25933/R24592
Location : Bangalore
Experience level: 2+ years
Education: BE/ B.Tech/ ME/ M.Tech / MS
- Hands on layout experience in various analog IP like Opamps, Bandgaps, Dataconverters, LDO and PLL etc.
- Understanding layout effects on the circuit such as speed, capacitance, power and area etc.,
- Knowledge of various analog layout techniques like matching, shielding etc.,
- Good understanding of DSM technology methodology, issues etc.,
- Having worked on latest technology nodes, 28nm and below, is desired.
- Must have good communication skills and should be team player.
- Scripting and automation experience is a plus.
Lead Software Engineer
Job ID: R25674/ R26855
Location : Bangalore
Experience level: 5+ years
Education: BE/ B.Tech/ ME/ M.Tech / MS
- Good working knowledge of various verification concepts such as Verification architecture, coverage, checkers, test plan etc.
- Strong in building Verification environments based on UVM, System Verilog
- Should have participated in building IP/full chip verification environments, verification planning and closure process.
- Domain expertise in NVMe, SAS, SATA, WiFi, Bluetooth, DFI, DDR/LPDDR, PCIe, Flash would be a strong plus
- Programming skills: C, Verilog, System Verilog mandatory. C++ would be a strong plus.
- Very good debugging and analytical skills
- Should have good communication skills and should be a good team player
Lead Design Engineer
Job ID: R25062
Location : Bangalore
Experience level: 5+ years
Education: BE/ B.Tech/ ME/ M.Tech / MS
- Responsibilities includes Serdes IP design, lint, synthesis, static timing analysis, DFT, formal verification, at block, core, and chip levels.
- Defining DFT architecture - # of Scan chains, clock domains and DFT wrapper for analog-digital boundaries, clock / reset bypassing etc..For both Testchip and IP versions.
- Interact with PD team for Scan insertion and generating patterns to determine the Test and Fault coverage against the target goals as spec’ed in SoW
- DC/AC and At-speed Scan, MBIST arch and logic insertions at IP and Test chip level etc..
- Interfaces with PD team to analyze coverage for Pre- Scan and post-scan stitched netlist, analyze timing paths for Scan hold fixes and subsequent test vector generation.
Lead Design Engineer
Job ID: R25062
Location : Bangalore
Experience level: 5+ years
Education: BE/ B.Tech/ ME/ M.Tech / MS
- Self-motivated, able to work independently or as a team player, excellent verbal and written communication skills.
- B.Tech/BE/ME/Mtech with hands-on experience in physical design and verification.
- Experienced with ASIC design flow, hierarchical physical design strategies, methodologies and understand deep sub-micron technology issues.
- Solid knowledge on LP Design, DFT, static timing analysis, EM/IR-Drop/crosstalk analysis, formal verification, physical verification, DFM.
- Successful track records of taping out complex IP’s & SoC’s at 16/10/7/5 nm
- Power user of Cadence implementation tools, such as Genus, Innovus, Quantus,Tempus, PVS, Voltus.
- Automation and programming-minded, coding experience in Makefile/Tcl/Tk/Perl.
Lead Design Engineer
Job ID: R25062
Location : Bangalore
Experience level: 5+ years
Education: BE/ B.Tech/ ME/ M.Tech / MS
- Self-motivated, able to work independently or as a team player, excellent verbal and written communication skills.
- B.Tech/BE/ME/Mtech with hands-on experience in physical design and verification.
- Experienced with ASIC design flow, hierarchical physical design strategies, methodologies and understand deep sub-micron technology issues.
- Solid knowledge on LP Design, DFT, static timing analysis, EM/IR-Drop/crosstalk analysis, formal verification, physical verification, DFM.
- Successful track records of taping out complex IP’s & SoC’s at 16/10/7/5 nm
- Power user of Cadence implementation tools, such as Genus, Innovus, Quantus,Tempus, PVS, Voltus.
- Automation and programming-minded, coding experience in Makefile/Tcl/Tk/Perl.
Lead Solutions Engineer (Multiple Position)
Job ID: R27242/ R27243/ R27244/ R27246
Location : Bangalore
Experience level: 5+years
Education: BE/ B.Tech/ ME/ M.Tech / MS
- Good Programming Skills in Perl/Python/Shell Scripts
- Good knowledge of data structures, algorithms
- Experience with Linux
- Familiarity with server farms, load balancers like LSF desirable
- Knowledge of HW design using RTL languages such as Verilog and VHDL
- Testbench languages such as SystemVerilog or Specman e
- Willingness to learn new skills and technologies
Principle Solutions Engineer
Job ID: R27247
Location : Bangalore
Experience level: 8+ years
Education: BE/ B.Tech/ ME/ M.Tech / MS
- Deep knowledge of HW assisted verification
- Strong experience using Palladium or equivalent
- Understanding of emulation and acceleration, benefits and challenges
- Strong SW engineering skills and experience
- Knowledge of Arm-based SoCs
- Good customer facing skills
- Strong verbal and written skills.
Principal Technical Communications Engineer
Job ID: R27651
Location : Bangalore
Experience level: 5-9 years
- Develop and edit user collateral such as user guides, reference manuals, application notes, online help, videos, and release documents for the Verification IP products.
- Coordinate and collaborate with engineering, customer support, and product management teams to develop content and content ideas.
- communications role, preferably in EDA or other relevant industry
- Knowledge of publication tools and technologies
- Experience in scripting language, structured authoring, instructional design, and online collaborative authoring environments
Principal Application Engineer ( multiple positions)
Job ID: R26668
Location : Bangalore
Experience level: 8+ years
Education: BE/ B Tech/ ME/ M Tech / MS
- Strong and In-depth hands experience on Synthesis, Physical Synthesis, Physical Design, Timing Sign off
- Expertise in one of the Industry Standard Synthesis/Physical Design tools –DC, Genus, Innovus, EDI, ICC2, Olympus
- Hands On expertise in STA, Prime Time, Tempus, ETS etc
Lead Design Engineer
Job ID: R25650
Location: Bangalore
Experience Level: 5+ yrs
Education: BE/ B Tech/ ME/ M Tech / MS
- Experience in FPGA Design and prototyping
- Verilog RTL coding, functional simulation & Integration
- Subsystem Architecture Level understanding
- Knowledge in High speed protocols like PCIe, USB, DP, etc
- Pre Silicon IP validation experience related to board bring-up & Debug
- Programming in C/C++
- Exposure to Scripting languages like Python, TCL
Lead Design Engineer / Principal Application Engineer
Job ID: R25621
Location: Bangalore
Experience level: 5+ years
Education: BE/ B.Tech/ ME/ M.Tech / MS
- Meeting with customers/prospects and identify & qualify the opportunities
- Understanding of customer flow & challenges, good analytical ability to resolve issues impacting production schedule
- Experience in circuit design / debug / modelling and simulation
- Close interaction with R&D and Product Engineering team for implementation of new features and bug fixes
Lead Solutions Engineer / Principal Solutions Engineer
Job ID : R25565
Location: Bangalore
Experience level: 5+ years
Education: BE/ B.Tech/ ME/ M.Tech / MS
- Candidate should be proficient in VLSI Technology ,Microelectronics background preferred
- Should have worked on < 16nm DRC/LVS/Fill
- Should have an understanding of writing code in either Calibre/ICV/PVS
Verification Applications Engineer – VIP
Job ID : R26641 / R26660
Location: Bangalore
Experience level: 5+ Years
Education: BE/ B Tech/ ME/ M Tech / MS
- Experience with SV / UVM is a must
- Experience with Cadence Verification IP is preferred
- Experience with protocols – PCIE, Eth, MIPI, USB is preferred
- Experience with Cadence Xcelium/Incisive, MDV and/or vManager
- Experience with embedded SW, coding of Firmware or drivers
Verification Applications Engineer - Simulation
Job ID : R26641 / R26660
Location: Bangalore
Experience level: 5+ Years
Education: BE/ B Tech/ ME/ M Tech / MS
- Experience with SV / UVM is a must
- Experience with Coverage driven flow is must
- RTL/ GLS debugging Experience with Simvision/Indago/Verdi - Must
- Experience with Cadence Xcelium/Incisive, MDV and/or vManager
- Experience with embedded SW, coding of Firmware or drivers
Principal Software Engineer
Req ID : R24931 / R24933 / R26682 / R26684
Location: Bangalore
Experience level: 8+ Years
Education: BE/ B Tech/ ME/ M Tech / MS
- Extensive experience developing large, high-quality, object-oriented C++ based applications is required
- Experience with debugging and tuning of C++ code is required
- Expertise in data structures and algorithm
- Experience with SystemC and TLM 2.0 is highly desirable
- Experience developing multi-core applications on Linux is highly desirable
- Experience developing on Linux with gcc is desirable
- Knowledge and background in RTL design and/or verification is highly desirable
Lead Software Engineer (SystemC TLM )
Req ID : R24945 / R26710 /R26712
Location: Bangalore
Experience level: 5+ Years
Education: BE/ B Tech/ ME/ M Tech / MS
- Extensive experience developing complex Virtual Platforms
- Experience in developing TLM Models with reasonable complexity
- Experience with different TLM methodology and modeling abstractions
- Excellent knowledge of data structures and algorithms is required
- Experience with debugging, tuning and bringing up pre-silicon embedded software on virtual platform
- Familiar to ARM Fast models. Prior experience in wrapping and integrating ARM FM into a virtual platform is a plus
- Proficient in using one or more scripting languages like Perl, Python, TCL
R&D Engineer (Multiple Position)
Job ID: R27558 /R26928 /R27364 / R26803
Location : Noida
Experience level: 2+ years
Education: BE/ B.Tech/ ME/ M.Tech / MS
- Strong C/C++ development skills with a good understanding of object-oriented design.
- Strong background of computer science fundamentals (data structures, algorithms)
- Passionate to learn and explore new technologies and demonstrates good analysis and problem-solving skills.
- Experience of EDA tool development and static timing analysis in particular is a strong plus.
- Good written and verbal communication skills, should be a quick learner and a team player.
Product Validation Engineer II / Lead Product Validation Engineer
Job ID: R27699 / R27726
Location : Noida
Experience level: 3+ years
Education: BE / Btech/ ME/ M.Tech / MS
- Would work for product validation of Sigrity Analysis tools (EM,Thermal,SI,PI etc ).
- Closely work with Sigrity RnD/PE to validate the new features coming in Sigrity tools .
- Participate in project plans and functional specifications, develop test criteria and write test plans, Designing and implementing test cases , manually exercise and test functionality of the Sigrity products.
- Develop automated tests within the existing test environment.
- Maintain comprehensive regression suites for monitoring products quality
- Should have prior Design/Test experience in packaging/PCB design with Analysis tool usage & design flow
- Knowledge of package thermal management of electronic devices and systems is a plus
- Knowledge of HFSS, or CST tools is a plus
Product Validation Engineer II
Job ID: R26919
Location : Noida
Experience level: 2+ years
Education: BE/ B.Tech/ ME/ M.Tech / MS
- Experience in PCB design tool
- Understanding of physical and spacing constraints which apply to PCB design
- Basic understanding of PCB design flow: logic entry to export of MFG tooling
- Evaluation of procedure / feature requirements , examination and functional specifications sign – off , authoring of test plans , test automation support, authoring of bug reports
Associate Graphics Design Consultant (Multiple Position)
Job ID: R27182/R27185/R27186
Location : Noida
Experience level: 2+ years
- Create graphics and videos to make marketing content more engaging and elevate our brand.
- Motion Graphic Creation and Editing: Create and edit motion graphics to use in marketing videos
- Video Production: Edit and produce software demonstration videos in coordination with Technical Marketing Engineers.
- Image and Graphic Creation and Design: Create images to use in emails, social platforms, newsletters, blogs, website, advertisement, and more.
Web Design: Design new web pages both from scratch, and to match and follow existing brand guidelines. - Web Development: Develop campaign landing pages and other product pages.
Experience with Adobe After Effects, Adobe Premier, Adobe Photoshop. - 2+years working in advertising agency or internal creative team or similar experience (freelance/contractor).
- Familiar with digital advertisement creation for both mobile and desktop platforms.
- Solid Portfolio
Lead Product Validation Engineer
Job ID: R27296
Location : Noida
Experience level: 5+ years
Education: BE / Btech/ ME/ M.Tech / MS
- Write synthesizable designs (RTL) in Verilog/SV/VHDL to test various domains and features of Genus
- Synthesize the designs using Cadence synthesis solution Genus.
- Good understanding of RTLs and proficiency in SV/Verilog/VHDL coding
- Strong knowledge of Synthesis and timing concepts
- Basic scripting skills will be added advantage
Product Engineering Architect
Job ID: R27550
Location : Noida
Experience level: 15+ years
Education: BE / Btech/ ME/ M.Tech / MS
- In-depth knowledge of o Parasitic RC extraction is a must
- Should be expert in the industry standard parasitic RC extraction tools
- Post layout verification flow (on analog side), with Virtuoso as the platform
- PDK development/validation (including hands on experience with layouts, LVS decks, parasitic RC extraction decks)
- Timing and power sign-off analysis on analog side (EM-IR flow validation)
Lead Software Engineer ( Verification IP)
Job ID: R27038
Location : Noida
Experience level: 5+ years
Education: BE / Btech/ ME/ M.Tech / MS
- Experience with c, SV based verification environment and must possess good analytical and communication skills
- Experience in Verilog/System Verilog/UVM/C
- Working experience with standard protocols such as USB, Ethernet and DisplayPort will be helpful
- Experience with development and verification using SV, UVM and C will be a plus.
Technical Communication Engineer II
Job ID: R27620
Location : Noida
Experience level: 2+ years
- A bachelor's degree (BA or BS) and a relevant experience of 2+ years in a technical communications role, preferably in EDA or other relevant industry.
- Excellent written and spoken English language skills.
- Proficiency in Publication tools and technologies, especially Acrobat, FrameMaker, Captivate/Vision.
- Knowledge of a scripting language, structured authoring, instructional design, and online collaborative authoring environments would be a plus.
- Good communication skills to effectively coordinate with cross-functional teams within Cadence.
- Proven ability to understand and retain complex concepts in technical areas, to research and translate technical information into customer documents.
- Agile project management skills with goal of being solution-oriented and be able to juggle schedules and priorities across multiple projects.
Configuration Management II
Req ID: R27297
Location: Noida
Experience : 3+ yrs
Education: BE/ B Tech/ ME/ M Tech / MS
- Responsible for designing, developing, troubleshooting and debugging software programs.
- Experience in software integration, including the development and implementation of CM plans, standards, automation, and quality metrics
- Understanding of software product life cycle and product development processes
- Experience with source code control systems, such as Perforce, Clearcase, etc
- Experience with Unix/Linux operating systems
- Knowledge of scripting languages, preferably Perl, Python, Shell
- Exposure to software analysis tools like Parasoft, Valgrind, GCOV, Google Address Sanatizer
- Experience in web development technologies, including JavaScript and frameworks
Principal Technical Communications Engineer
Job ID: R27651
Location : Noida
Experience level: 5+ years
- Develop and edit user collateral such as user guides, reference manuals, application notes, online help, videos, and release documents for the Verification IP products.
- Coordinate and collaborate with engineering, customer support, and product management teams to develop content and content ideas.
- communications role, preferably in EDA or other relevant industry
- Knowledge of publication tools and technologies
- Experience in scripting language, structured authoring, instructional design, and online collaborative authoring environments
Product Validation Engineer (Verification)
Req ID : R27654 / R27654 / R27713
Work location: Noida
Experience level: 3+ Years
Education: BE/ B Tech/ ME/ M Tech / MS
- Work closely with Product Engineers and R&D on understanding customer design requirements
- Develop test plans and write tests based on the requirements
- Review and provide feedback on functional and performance test plans
- Execute on test plans and perform unit, integration, solutions level validation
- Good understanding of SV and UVM, and/or Strong Verilog/VHDL knowledge
--
You received this message because you are subscribed to the Google Groups "VLSI Design Forum" group.
To unsubscribe from this group and stop receiving emails from it, send an email to vlsi-design-fo...@googlegroups.com.
To view this discussion on the web visit https://groups.google.com/d/msgid/vlsi-design-forum/669091ec-c49c-49ca-96a1-db4f87ac9491%40googlegroups.com.
For more options, visit https://groups.google.com/d/optout.
| Nilay Jayesh Doshi |