Hi.
If there are compiler directives in the System Verilog file, for example `pragma protect –
then verible-verilog-lint not work - the output is empty despite the presence of lint rules violations.
You have to comment out these compiler directives for the verible-verilog-lint to work correctly.
Is there any way to fix this behaviour?
Thanks.