lab2 input and output labels

Anila Bukhari

unread,

Mar 3, 1998, 3:00:00 AM3/3/98

to

all students should use the following labels for the inputs and outputs:
x3 x2 x1 x0 for input
y3 y2 y1 y0 for output
sclk for the clock

K Bains

unread,

Mar 3, 1998, 3:00:00 AM3/3/98

to

In article <Pine.SUN.3.95q.98030...@leo.uwaterloo.ca>, Anila Bukhari <abuk...@leo.uwaterloo.ca> wrote:
>all students should use the following labels for the inputs and outputs:
>x3 x2 x1 x0 for input

Are these the four numbers (of four bits each) that we enter or the indivadual
bits that we enter into thye adders.

>y3 y2 y1 y0 for output

These are the four bits that the SUMAX(m/c) outputs right?

>sclk for the clock

Thanks.... I might be missing something elementary...

Karam~

Dora Lee

unread,

Mar 4, 1998, 3:00:00 AM3/4/98

to

You are building a black box that does some adding/etc of numbers.

>x3 x2 x1 x0 for input
>Are these the four numbers (of four bits each) that we enter or the indivadual
>bits that we enter into thye adders.

The input to the black box are 4 bits, labelled x3 x2 x1 x0

>y3 y2 y1 y0 for output
>These are the four bits that the SUMAX(m/c) outputs right?

The output of the black box are 4 bits, labelled y3 y2 y1 y0

And of course, sclk is the clock.

I hope this helps.
Dora.
--
------------------------------------------------------------------------------
Dora Lee
dh...@ece.uwaterloo.ca
------------------------------------------------------------------------------

K Bains

unread,

Mar 4, 1998, 3:00:00 AM3/4/98

to

In article <88898081...@globe.uwaterloo.ca>, dh...@ece.uwaterloo.ca (Dora Lee) wrote:
>
>You are building a black box that does some adding/etc of numbers.
>

>The input to the black box are 4 bits, labelled x3 x2 x1 x0
>

the logic block that accepts four (four bit) numbers... are x3 x2 x1 x0 the
four bits of the number that we suply one by one at each clock pulse?

>The output of the black box are 4 bits, labelled y3 y2 y1 y0
>
>And of course, sclk is the clock.
>
>I hope this helps.
>Dora.

Another question regarding the inputpins and output LED's.. where do we get
that information?

Thanks for your time Dora!

Karamjot..

Dora Lee

unread,

Mar 5, 1998, 3:00:00 AM3/5/98

to

In article <88903557...@globe.uwaterloo.ca>,
K Bains <ks2b...@engmail.uwaterloo.ca> wrote:

>Another question regarding the inputpins and output LED's.. where do we get
>that information?

I am not sure where this information is, but it makes sense to use
the first 4 switches for the data inputs (x[3:0]) and 2 push buttons for
the clock & reset. The output should also be the first 4 led's (y[3:0])

Eric Praetzel

unread,

Mar 6, 1998, 3:00:00 AM3/6/98

to

In article <88906462...@globe.uwaterloo.ca> dh...@ece.uwaterloo.ca (Dora Lee) writes:
>K Bains <ks2b...@engmail.uwaterloo.ca> wrote:

>>Another question regarding the inputpins and output LED's.. where do we get
>>that information?

The lab manual. Check near the end. It tells you which LED/switch/button/
7-segment-digit goes to which pin on which connector and eventually to
which pin on the Xilinx chip.

>the clock & reset.

Eekkk. There really isn't a need for a reset in this circuit at all.
It should not have one and your simulations should not require one
since we never mentioned a reset in the lab manual.

If you want to use the Xilinx macro global reset ("gr") then you can
use that for simulation. But there really is no need and in the lab
there should be no reset.

Just be aware of the biggest mistake. Do not leave a reset/clear/set
input to any logic unconnected. All inputs must be connected to a
valid low or high or else your circuit will be unpredictable or unstable.

The same is also true in real life. All un-used inputs to ICs should be
connected to a logic 0 or 1. Typically a logic 1 is used since this
gives you minimum power consumption.

- Eric Praetzel