On Mar 21, 12:35 pm, z2long <
z2l...@linux032.student.cs.uwaterloo.ca>
wrote:
> Task 3a asks us to break the implementation of Task 1 into stages, which
> is also reflected in w450.v starting point. Does this also require the
> processor design in Task 3a be pipelined?
>
It has to be pipelined.
> I ask because I feel the instructions given in w450.v isn't sufficient for
> a pipelined design for at least that each stage will not be able to
> execute in paralle. Or am I wrong?
by "instructions given in w450.v" do you mean, stages provided in the
sample code? You'll have to define the stages (possibly add more) and
pipeline them by handling the hazards.