JOP

6 views
Skip to first unread message

John Pritchard

unread,
Jun 29, 2010, 6:07:24 PM6/29/10
to ultra-light-...@googlegroups.com

John Pritchard

unread,
Jun 29, 2010, 6:23:01 PM6/29/10
to ultra-light-...@googlegroups.com
a JOP space application in a cubesat

Dual Core System-on-a-Chip Design to Support Inter-Satellite Communications
CP Bridges, T Vladimirova - Proceedings of the 2008 NASA/ESA …, 2008

Dual_Core_System-on-a-Chip_Design_to_Support_Inter-Satellite Communications.pdf

Joshua

unread,
Jun 29, 2010, 8:59:31 PM6/29/10
to ultra-light-...@googlegroups.com

John Pritchard

unread,
Jun 29, 2010, 9:42:20 PM6/29/10
to ultra-light-...@googlegroups.com

On Tue, Jun 29, 2010 at 8:59 PM, Joshua <trist...@gmail.com> wrote:
Looks nice!


I dream of a time based signals simulation to develop the control theory.. no idea if this is the approach it would seem to be for that application, but i'll go down the road a bit and see where it leads..

The JOP has a simulator and there's other simulators like Electric for the VHDL that would seem to give me digital osciliscopes and an avenue into a complete electro- mechanical simulation.. of course it will go very slow, simulating from just above the electron level, and i have no doubt there will be some real headaches with such a level of detail, but if the approach is valid i'll be happy to have such a frame to work in.

the fpgas are hungry but super fun

the opencores.org approach looks promising -- already found a matrix multiplier (vector core!) [but it's 3x3].

i like the wishbone bus

not sure yet if this is just going to be an education, or a real solution

John Pritchard

unread,
Jun 29, 2010, 9:59:05 PM6/29/10
to ultra-light-...@googlegroups.com


i like the wishbone bus


see also SoCWire http://opencores.org/project,socwire

SoCWire is a Network-on-Chip (NoC) approach derived from the ESA SpaceWire standard. SoCWire has been developed to provide a robust communication architecture for the harsh space environment.   SpaceWire is a serial component bus, SoCWire is a parallel SoC bus.  Both feature a common communication error detection and recovery scheme.

• Reconfigurable point-to-point communication
• High speed parallel data rate
• Hot-plug ability to support dynamic reconfigurable modules
• Link error detection and recovery in hardware
• Easy implementation in dynamic partial reconfigurable systems.
• Scalable data word width (8-8192)
• Configurable Switch with 2 to 32 ports


jeyram jadenthradevan

unread,
Jun 30, 2010, 9:13:51 AM6/30/10
to ultra-light-...@googlegroups.com
it's cool. i need to take a deep look in my free time.
(caz java is one of my old time friend :) )


John Pritchard

unread,
Jul 1, 2010, 3:37:04 AM7/1/10
to ultra-light-...@googlegroups.com
On Wed, Jun 30, 2010 at 9:13 AM, jeyram jadenthradevan <j.je...@gmail.com> wrote:
it's cool. i need to take a deep look in my free time.
(caz java is one of my old time friend :) )


maybe you can sort the simulation.. havent taken the time yet to see what
jop/java/tools/src/com/jopdesign/tools/JopSim.java
does
but as vhdl sim in java doesnt seem to exist, i guess the jopsim becomes the next region of interest ;)
 

John Pritchard

unread,
Jul 1, 2010, 3:42:24 AM7/1/10
to ultra-light-...@googlegroups.com
i guess one way to qualify the simulation is whether or not it's dealing in signals in (what i'll call) the object or frequency domain.. as programming events or simulated digital electrical waveforms..

i would guess that a vhdl sim is working in the simulation of electrical signals, and the jopsim is working in the complete abstraction of electrical signals into discretized programming events

i'd like to understand jopsim in these terms, for example

John Pritchard

unread,
Jul 1, 2010, 4:26:52 AM7/1/10
to ultra-light-...@googlegroups.com
(update) vhdl synthesis and simulation in java..
http://www.iti.uni-stuttgart.de/~bartscgr/signs/wiki/index.php/Main_Page

jeyram jadenthradevan

unread,
Jul 1, 2010, 10:55:46 AM7/1/10
to ultra-light-...@googlegroups.com

John Pritchard

unread,
Jul 1, 2010, 1:18:19 PM7/1/10
to ultra-light-...@googlegroups.com
it's cool. i need to take a deep look in my free time.
(caz java is one of my old time friend :) )


maybe you can sort the simulation.. havent taken the time yet to see what
jop/java/tools/src/com/jopdesign/tools/JopSim.java
does
but as vhdl sim in java doesnt seem to exist, i guess the jopsim becomes the next region of interest ;)
 


i guess one way to qualify the simulation is whether or not it's dealing in signals in (what i'll call) the object or frequency domain.. as programming events or simulated digital electrical waveforms..

i would guess that a vhdl sim is working in the simulation of electrical signals, and the jopsim is working in the complete abstraction of electrical signals into discretized programming events

i'd like to understand jopsim in these terms, for example



naturally, jopsim knows clock cycles, which is nice


Joshua

unread,
Jul 1, 2010, 3:02:35 PM7/1/10
to ultra-light-...@googlegroups.com
Reply all
Reply to author
Forward
0 new messages