for clk_edge in clk_edge_list:
et = get_pt2_min(clk_edge)
ckbk_edge = add_edge(sigSCKBK_fpga, et, get_next_state(clk_edge))
add_delay(td, isolator_delay, clk_edge, ckbk_edge)
--
You received this message because you are subscribed to the Google Groups "TimingAnalyzer" group.
To unsubscribe from this group and stop receiving emails from it, send an email to timinganalyze...@googlegroups.com.
For more options, visit https://groups.google.com/d/optout.