I quickly created and tested the following script.
It can be modified to make vcd_dir and vcd_file command line arguments to be more versatile.
------------------------------------------------------
import os
from ta_py_lib.td.logic import *
from ta_py_lib.td.commands import *
from org.dmad.ta import VcdFileIO
vcd_dir = '/Users/danf/Projects/vcd_test_files'
vcd_file = 'it_fpga_tb_blk_pci_cycle.vcd'
fname, fext = os.path.splitext(vcd_file)
tim_file = fname + '.tim'
td = new_timing_diagram(taApp)
vcd = VcdFileIO(td,vcd_file,vcd_dir,'read')
taApp.fileSaveAs(dir, tim_file)