Xilinx License Manager Download PATCHED
0 views
Skip to first unread message
Cherie Biscoe
Jan 21, 2024, 4:28:27 AM1/21/24
to taotaptira
In the IP core generation workflow of the HDL Workflow Advisor, in the Set Target Reference Design step, set the Insert AXI Manager (HDL Verifier required) parameter to an interface that communicates between your host machine and the target hardware. This option adds AXI manager IP for your interface automatically into the reference design and connects the added IP to the DUT IP using the AXI4-slave interface. The next section details the steps to auto-insert the JTAG AXI Manager IP in the reference design.
Reply all
Reply to author
Forward
0 new messages