Hi Ganesh,
The size you specify is per slice. Each slice is co-located with a tag
directory (also called dram_directory). For these, you can specify
where they are using perf_model/dram_directory/locations, which is one
of
- llc: one tag directory at each last-level cache location, which is
every perf_model/lX_cache/shared_cores (probably this is 1 if you have
a standard tiled architecture)
- dram: at each dram controller, which in their turn are at select
cores/tiles as determined by perf_model/dram/num_controllers or
perf_model/dram/controllers_interleaving
- interleaved: every N cores with N = perf_model/dram_directory/interleaving
Mapping of addresses to NUCA slices (and tag directories) is done
statically in an interleaved fashion default by cache line. You can
increase the interleaving using the parameter
perf_model/dram_directory/home_lookup_param which defines the number
of bits that the address has to be shifted to the right to get the
home node (modulo the number of nodes) -- the default for this last
parameter is 6 which corresponds to an interleaving of 2^6 = 64 bytes
= 1 cache line.
Regards,
Wim
> --
> --
> --
> You received this message because you are subscribed to the Google
> Groups "Sniper simulator" group.
> To post to this group, send email to
snip...@googlegroups.com
> To unsubscribe from this group, send email to
>
snipersim+...@googlegroups.com
> For more options, visit this group at
>
http://groups.google.com/group/snipersim?hl=en
>
> ---
> You received this message because you are subscribed to the Google Groups
> "Sniper simulator" group.
> To unsubscribe from this group and stop receiving emails from it, send an
> email to
snipersim+...@googlegroups.com.
> For more options, visit
https://groups.google.com/groups/opt_out.
>
>