Hello,
I am new to computer architecture and verilog.
I had an difficulty in understanding microarchitecture of RISC V given on github repo.
It would helpful if anyone can provide any material detailing implementation of micro architecture and helping me in learning computer architecture.Thank you