Syntax Hiliting Keyword Token Maximum Length

[Eliyahu Trigoub]

Hi all.

How can the maximum length of syntax hiliting  keyword token be increased, for example, up to 80 characters ?

 

P.S.

I have been using TSE Pro since 1995 constantly for Hardware design and am very satisfied.

Is it possible to add me to the list for the newer test releases? 

I continue to hope that Sammy will add Syntax Hiliting for Verilog numbers.

Best regards,

              Eliyahu.

[S.E. Mitchell]

>How can the maximum length of syntax hiliting keyword
>token be increased, for example, up to 80 characters ?

Current max is 64 characters. I don't think it will be a
problem increasing it. I'll try and see if it breaks
anything.

>Is it possible to add me to the list for the newer test
>releases?

Yes, be glad to.

>I continue to hope that Sammy will add Syntax Hiliting for
>Verilog numbers.

I did spend a few hours working on this. The Verilog
lexical syntax is very complicated. I was not able to get
very far.

> --
>
> ---
> You received this message because you are subscribed to the Google Groups "SemWare TSE Pro text editor" group.
> To unsubscribe from this group and stop receiving emails from it, send an email to semware+u...@googlegroups.com.
> To view this discussion on the web visit https://groups.google.com/d/msgid/semware/000001d6c28d%249e9b3f40%24dbd1bdc0%24%40partner.net.il.

[Eliyahu Trigoub]

Hi.
Thanks a lot, Sammy.

As for the Verilog numbers syntax hiliting - maybe start with digit grouping - underscore '_' instead of comma ','.
Since it is used not only in Verilog, but also in VHDL, ADA and possibly in other languages.

Best regards,
Eliyahu.

To view this discussion on the web visit https://groups.google.com/d/msgid/semware/CA%2BgEvkajAx_-L7ewqUfmJSFTXfrGhn9rYXnv8PBZnBuP9Ah%2BoQ%40mail.gmail.com.

[S.E. Mitchell]

>How can the maximum length of syntax hiliting keyword
>token be increased, for example, up to 80 characters ?

This has been added, and doesn't seem to cause any problems -
so far :)

>As for the Verilog numbers syntax hiliting - maybe start
>with digit grouping - underscore '_' instead of comma ','.
>Since it is used not only in Verilog, but also in VHDL, ADA
>and possibly in other languages.

I have added a new Custom numeric type, "Numeric Underline".
Works in my limited testing.

Both of these will be available in the next Beta release -
hopefully later today.

> To view this discussion on the web visit https://groups.google.com/d/msgid/semware/000501d6c35b%24d2854d40%24778fe7c0%24%40partner.net.il.