You do not have permission to delete messages in this group
Copy link
Report message
Show original message
Either email addresses are anonymous for this group or you need the view member email addresses permission to view the original message
to riscv-boom
Hello, I'm using https://github.com/eugene-tarassov/vivado-risc-v to run a Linux system with on a VC707 FPGA Board. I'm using the config with 3-wide superscalar Large BOOM, 1 core(rockey64y1). I wonder whether the core is implemented with mhpmcounter3 to mhpmcounter31? I assigned the value 0xffffffff to the mcounteren control register, but the readout value is 0x00000007. Does this imply that Rockey64y1 only supports 'instructions', 'time', and 'cycles' in perf events?