--
You received this message because you are subscribed to the Google Groups "retro-comp" group.
To unsubscribe from this group and stop receiving emails from it, send an email to retro-comp+...@googlegroups.com.
To view this discussion on the web visit https://groups.google.com/d/msgid/retro-comp/CAFDgZgU_WkcphNnt_qTOrfpt_cnG%3DefCrWZPEJOUomJiXc%2BtJw%40mail.gmail.com.
To view this discussion on the web visit https://groups.google.com/d/msgid/retro-comp/865238690.1086817.1713543633592%40mail.yahoo.com.
To view this discussion on the web visit https://groups.google.com/d/msgid/retro-comp/865238690.1086817.1713543633592%40mail.yahoo.com.
To view this discussion on the web visit https://groups.google.com/d/msgid/retro-comp/91b071d4-3850-4b5b-b8d9-88b90ff90faf%40gmail.com.
On April 15 of 2024 Zilog has announced End-of-Life for Z80, one of the most famous 8-bit CPUs of all time.
It is a time for open-source and hardware preservation community to step in with a Free and Open Source Silicon (FOSS) replacement for Zilog Z80.
The first fabrication of FOSS Z80 is scheduled for June of 2024!
--
You received this message because you are subscribed to the Google Groups "retro-comp" group.
To unsubscribe from this group and stop receiving emails from it, send an email to retro-comp+...@googlegroups.com.
To view this discussion on the web visit https://groups.google.com/d/msgid/retro-comp/5efc3e07-07ef-4ff5-9951-0e1e163c83a9n%40googlegroups.com.
To view this discussion on the web visit https://groups.google.com/d/msgid/retro-comp/1786972015.4647416.1714512151950%40mail.yahoo.com.
Name Z80_IM2 ;
PartNo 00 ;
Date 30/04/2024 ;
Revision 01 ;
Designer Tom Storey ;
Company Hobbyist ;
Assembly None ;
Location Ux ;
Device g16v8a ;
/* Control */
PIN 1 = clk;
PIN 3 = !iorq;
PIN 4 = !m1;
PIN 5 = !reset;
/* Interrupt interface */
PIN 6 = !service; /* IRQ input from interrupting device */
PIN 15 = irq; /* Open collector IRQ output to CPU */
PIN 14 = !vect; /* Control output to buffer for driving vector */
/* Daisy chain signals */
PIN 2 = iei; /* From higher priority device in chain */
PIN 19 = ieo; /* To lower priority device in chain */
/* State machine */
PIN 12 = state;
$DEFINE M_IDLE 'b'0
$DEFINE M_IRQ 'b'1
/* IEO mirrors IEI, and is negated when service is requested */
ieo = iei & !service;
/* The IRQ output will drive a logic low */
irq = 'b'0;
/* IRQ output is driven when service is requested */
irq.oe = service;
/* Assert vector output when IEI is asserted, service is requested, and in an
* interrupt acknowledge cycle */
vect = iei & state:M_IRQ & iorq & m1;
SEQUENCE state {
/* Move to the IRQ state once service is requested, unless we are in an
* interrupt acknowledge cycle, in which case remain in the IDLE state to
* prevent race conditions in supplying a vector */
PRESENT M_IDLE
IF service & !iorq & !m1 & !reset NEXT M_IRQ;
DEFAULT NEXT M_IDLE;
/* Wait in the IRQ state as long as service is requested, or until reset */
PRESENT M_IRQ
IF reset # !service NEXT M_IDLE;
DEFAULT NEXT M_IRQ;
}
/* END */
To view this discussion on the web visit https://groups.google.com/d/msgid/retro-comp/0e1ced4a-8bdb-40e0-a845-e56e139b3c45n%40googlegroups.com.