Member Meeting // TechTalk: Digital Design with SystemVerilog

2 views

Skip to first unread message

Purdue Linux Users Group

unread,

Apr 9, 2018, 5:23:58 PM4/9/18

to Purdue Linux Users Group

 ██████╗ ██╗     ██╗   ██╗ ██████╗ 
 ██╔══██╗██║     ██║   ██║██╔════╝ 
 ██████╔╝██║     ██║   ██║██║  ███╗
 ██╔═══╝ ██║     ██║   ██║██║   ██║
 ██║     ███████╗╚██████╔╝╚██████╔╝
 ╚═╝     ╚══════╝ ╚═════╝  ╚═════╝ 
Purdue    Linux    Users    Group

Hello, PLUG Members!

Tomorrow we are having a regular member meeting 6PM in REC113, where in addition to our regular show-and-share, our VP Nick Geirland will be giving a talk on Digital Design using SystemVerilog, a hardware design programming language.

Hope to see you there!

Website:purduelug.org

IRC: #purduelug @freenode.net

Calendar:purduelug.org/calendar

Reply all

Reply to author

Forward

0 new messages