Synthesis issue - Invalid design checkpoint

[Ric]

Hi,

While running synthesis, I came across the following error 

'$PITON_ROOT/piton/design/chipset/xilinx/nexysVideo/ip_cores/afifo_w64_d128_std/afifo_w64_d128_std.dcp' is not valid design checkpoint

I searched for a possible solution and came across the following post in the Xilinx forum

https://forums.xilinx.com/t5/Synthesis/Vivado-2017-3-Error-Runs-36-335-design-1-mig-7series-0-1-dcp-is/td-p/806215

It links the error to folder issues (long directory paths and permissions). I verified and everything is fine in my setup.

Have you guys run into a similar situation while running the protosyn script?

I appreciate your help.

-R

[Ric]

Hi,

It seems that the problem is not only related to the 'afifo_w64_d128_std' (FIFO generator) IP block. I just found there are a few other modules with a similar issue. Please, list below

• afifo_w64_d128_std
• clk_mmcm
• mig_7series_0
• uart_mig_afifo
  

The figure shown below describes all the issues I'm seeing while running synthesis

I appreciate any help or suggestion. 

-R

[Jonathan Balkind]

Hi Ric,

What version of Vivado are you using? If it's not 2015.4 then you probably need to up/downgrade the IP blocks to whichever version you're using. Don't convert to the "core container" format and if it's anything up to at least 2016.4 I think it should cleanly upgrade the cores without harassing you further.

Thanks,

Jon

--
You received this message because you are subscribed to the Google Groups "OpenPiton Discussion" group.
To unsubscribe from this group and stop receiving emails from it, send an email to openpiton+...@googlegroups.com.
To post to this group, send email to open...@googlegroups.com.
To view this discussion on the web, visit https://groups.google.com/d/msgid/openpiton/6b619732-1928-4cef-9df3-8bd89fcd23bc%40googlegroups.com.
For more options, visit https://groups.google.com/d/optout.

[Ric]

Hi Jon,

I'm using Vivado 2015.4 

I run the protosyn script for openpiton-src-16-20-26-r4 and it went through without any issue. 

It seems that the issue is only present in openpiton-src-17-06-11-r5

Thanks,

-R

[Jonathan Balkind]

Interesting. Is there a reason you're targeting the older release? Do you see the same issue with release 6?

I'd suggest trying to run synthesis for the IP cores from the vivado GUI. You can open the .xpr file for the design you're trying to implement in vivado and do out-of-context synthesis. Then when you run protosyn again, it should already have the blocks synthesised and not have the problems you're seeing.

Let me know if you have any luck

--

You received this message because you are subscribed to the Google Groups "OpenPiton Discussion" group.
To unsubscribe from this group and stop receiving emails from it, send an email to openpiton+...@googlegroups.com.
To post to this group, send email to open...@googlegroups.com.

To view this discussion on the web, visit https://groups.google.com/d/msgid/openpiton/4d4eb010-12e1-44f4-a024-1fc0ea64e8c2%40googlegroups.com.

[Ric]

Hi Jon,

I run protosyn for openpiton-src-17-09-21-r6 and it worked without any issue. It seems that the problem only shows up in r5.

-R

[Jonathan Balkind]

This is really useful to know, thank you. We'll do more thorough checks in future to try and stop this from popping up again.

--

You received this message because you are subscribed to the Google Groups "OpenPiton Discussion" group.
To unsubscribe from this group and stop receiving emails from it, send an email to openpiton+...@googlegroups.com.
To post to this group, send email to open...@googlegroups.com.

To view this discussion on the web, visit https://groups.google.com/d/msgid/openpiton/c065486c-cb69-45c2-b688-fdc9ccb214b2%40googlegroups.com.