Jpeg 2000 running on FPGA

[Edward Vidal]

Hi All,
I have been trying to develop the jpeg 2000 in a Xilinx Spartan 6.
The forward & inverse dwt is working [1].  The issue that I am having
is the transfer between the Raspberry Pi 2B (Rpi2B) and the FPGA.
Currently using the USB.  This takes way to much time. Next step
will be to use GPIO on Rpi2B.

The boards that I am using Xula2-LX9 & Stickit-MB from Xess[2].
These are connected to the Rpi2B.  I have a RaspBian version
and a custom Linux built with Yocto[3].  The custom Linux fits
on a 4GB SD card.  Both builds have the following tools
YoSys, Arachne-pnr, Icestorm, GTKWave, Iverilog, MyHDL, Xstools,
Openjpeg, and OpenCV.  Plans are to use the Lattice ICE-FPGA
with YoSys, Arachne-pnr, Icestorm for a complete development system.

Dave Vandenbout has created a video and a project page.
[4] that explains where Dave is with the board right now.
In case anyone wants to check progress,

I saw the post on AXI.  AXI I believe, only works on Zynq 7000 products.
Is anyone working on a Spartan 6 or Lattice ICE-40?

I appreciate any and all help.

[1] https://github.com/develone/jpeg-2000-test/tree/master/pc_fast_blinker_jpeg
[2] http://www.xess.com/
[3] https://www.yoctoproject.org/
[4] https://www.youtube.com/watch?v=EHtcOrdl9Xw

Cheers

[jb...@beandigital.co.uk]

Hi Edward

I have experience in FPGAs and doing JPEG200 so you can contact me if you want. 

Thanks

Jon

[Edward Vidal]

Hi Jon,
Which board are you using for your JPEG2000 work?
Which method method do you use to transfer images to FPGA?
The test1_64_fwt.png used fpga_img.py {1] to send the values
to the FPGA.
See the latest work on the cat board.  Lattice ICE-40
cat board

The forward & inverse dwt is working [1].

[1] https://github.com/develone/jpeg-2000-test/tree/master/pc_fast_blinker_jpeg

Thanks

[jb...@beandigital.co.uk]

Hi Edward

I am not using any board at the moment just writing and simulating.

I usually use Xilinx devices so will be targeting one of those FPGA.

The board you are using is probably not ideal for doing JPEG2000.

You may want to look at one of the Zynq boards with the ARM devices

inside the FPGA. You can then transfer the data from the FPGA part

into the ARM using the AXI bus. It all depends on what you are doing this

for and what sort of speed you need.

Regards

Jon 

On Monday, November 2, 2015 at 2:41:02 PM UTC, Edward Vidal wrote:

[Edward Vidal]

Hi Jon,
What are you using for simulation?  MyHDL takes python an creates both Verilog and VHDL.  MyHDL also provides
co-simulation with Iverilog.  
Computer models are used to generate a forecast out to 72 hrs.  This generates cubes of temperature, relative humidity,
barometric pressure and u,v, w components of the wind for every 4 hrs..

I have software written in Java that takes 3D numerical data and performs a KLT in the vertical direction and jpeg 2000 on the xy slices.  
I just uploaded 2 documents[1] (ex_studies.pdf gribenc.pdf) that describe the software capabilities.
 
I purchased a Zedboard in 2013. Learning the Zynq 7000, Yocto to create
the Linux O/S [2][3], HDL required more than expected.  My evaluation period of
1 yr. has expired.   I still do not have any code using
both PS & PL for the Zynq-7000.  Now I can only use Xilinx XPS. I think you need Vivado to use
the AXI bus.  Still do not have a good idea in this area.

[1] https://github.com/develone/jpeg-2000-test
[2] https://github.com/develone/zedboard_yocto
[3] https://www.yoctoproject.org
Cheers,

[jb...@beandigital.co.uk]

Hi Edward

I usually write in Verilog and simulate using Modelsim. 

You should be able to use the free version of Vivado to program your Zedboard.

I think it would be a better solution than using the Pi with the Spartan 6 board.

Regards

Jon

On Monday, November 2, 2015 at 2:41:02 PM UTC, Edward Vidal wrote:

[Edward Vidal]

The link was chris felton. Test_jpeg

> --
> You are subscribed to the mailing-list of the OpenJPEG project (www.openjpeg.org)
> To post: email to open...@googlegroups.com
> To unsubscribe: email to openjpeg+u...@googlegroups.com
> For more options: visit http://groups.google.com/group/openjpeg
> OpenJPEG is mainly supported by :
> * UCL Image and Signal Processing Group (http://sites.uclouvain.be/ispgroup)
> * IntoPIX (www.intopix.com)

[Aaron Boxer]

Hi Edward,

You might be interested in this book describing a high performance JPEG 2000 implementation
on FPGA:

http://www.amazon.com/Efficient-Implementation-High-Speed-JPEG2000-Encoder/dp/3838334760/ref=sr_1_3?ie=UTF8&qid=1448826817&sr=8-3&keywords=jpeg+2000

Cheers,
Aaron

[Rado]

You missed that he want for free,like most of peoples here. Everything for free, we just collect money from clients. $72 is too much investment in book if peoples want everything for free and NOW.
If he is willing to invest he will not ask in "free stuff" google group as this one.

[Aaron Boxer]

Hi Rado,

On Sunday, November 29, 2015 at 4:51:16 PM UTC-5, Rado wrote:

You missed that he want for free,like most of peoples here. Everything for free, we just collect money from clients. $72 is too much investment in book if peoples want everything for free and  NOW.
If he is willing to invest he will not ask in "free stuff" google group as this one.

That may or may not be the case; its hard to say. I've benefited from plenty of free advice over the years, so
I don't mind making a small contribution back to the community.

Kind Regards,
Aaron