Load failed "ip_32w_gen.dll"

367 views
Skip to first unread message

liu kerry

unread,
Feb 21, 2013, 9:21:32 PM2/21/13
to opencores-tri...@googlegroups.com
Dear All,
 
i used Win-XP to run simulation..,but it occus
 
Error:(vsim-3193) Load of "./ip_32w_gen.dll" failed: ?s???Q???C
 
how can i fix it ?
 
 
Thanks for your help!!
 
Kerry

s1596...@gmail.com

unread,
Aug 22, 2014, 3:00:34 PM8/22/14
to opencores-tri...@googlegroups.com
U need to add option to vsim. 
vsim -t 1ns -lib work tb_top -pli ip_32W_check.dll ip_32W_check -pli ip_32W_gen.dll ip_32W_gen

But another problem appears as follows. DLL dependent library not found. 

Mücahit Akyol

unread,
Dec 23, 2014, 12:58:08 PM12/23/14
to opencores-tri...@googlegroups.com
hi,

as I understood, coders used verilog PLI in order to generate data patterns. you need to open modelsim.ini configuration file and add these below two lines :

Veriuser = ip_32W_gen.dll
Veriuser = ig_32W_check.dll

save and exit from it. modelsim will start to understand these two dll's.

it will start to work.

dpaul

unread,
Jan 8, 2016, 5:09:50 AM1/8/16
to opencores-tri-mode eth MAC
Hello,

I am trying to adapt this core and its TB for Vivado 2015.4.
During behav sim I run into the following error...
"ERROR: [XSIM 43-4287] "D:/work/OpenCores/10_100_1000 Mbps tri-mode ethernet MAC/vivado/tb/User_int_sim.v" Line 121. Undefined system task '$ip_32W_gen'"

I am copy + pasting the part of the code from the User_int_sim.v file -------------------
always @ (posedge Clk_user)
    if (Tx_mac_wa && CPU_init_end)
        $ip_32W_gen("../data/config.ini",operation,data);
        // config.ini = Packet begin length, Packet end length, Packet number per length, ..., ...
    else
        begin
        operation    <=0;
        data        <=0;
        end
-----------------------------------------------------------------------------------------------------------------------------

Has anybody encountered this problem and has a solution for it?

I did not understand this reply from Jon Gao either : http://opencores.org/bug,view,238

dpaul
Reply all
Reply to author
Forward
0 new messages