Bandwidth target

[Euripedes Rocha Filho]

Hi,
as I've said some times before, I'm planning to release a design of a low cost hardware compatible with gnuradio. This design will be an effort with the goal of give me some experience in the hardware tasks of FPGA and RF boards developments. What I have in mind is to have the lowest cost as possible, but with possibility of some real applications. This design will have only one rf front-end in the board, so no daugther cards. But I'm thinking, how much bandwidth will be nice to have? Ok more is better, but we all know that is not possible. At first ,my thought is to have a bandwidth of 10MHz with only one channel.

Euripedes

[Justin Kelly]

For receiving one ADC channel is acceptable, but for transmitting (2) DACs are easier and cleaner to work with.

before you commit to any fixed specs, consider what the device will be used for.

Do you intend to include any RF circuitry? or is the device simply going to have ADC/DAC parts on it?

What ever Computer interface you settle on keep in mind you can dial in or tweak the usable bandwidth by carefully selecting the number of bits per sample and the sampling rate.

(IE use higher bit count ADC/DAC chips in the design, and drop bits between the RF end and the computer so they fit within the Data path of the computer interface.)

Personally for a very low cost board with good performance potential I would choose the PCI interface, but that's just me. It has a higher data throughput compared to USB 2.0

Justin

--
You received this message because you are subscribed to the Google Groups "Open Software Radio Peripheral" group.
To post to this group, send email to open-software-r...@googlegroups.com.
To unsubscribe from this group, send email to open-software-radio-p...@googlegroups.com.
For more options, visit this group at http://groups.google.com/group/open-software-radio-peripheral?hl=en.

[Euripedes Rocha Filho]

2011/2/9 Justin Kelly <free...@gmail.com>

For receiving one ADC channel is acceptable, but for transmitting (2) DACs are easier and cleaner to work with.

I'm not sure of the number of channels yet.
 

before you commit to any fixed specs, consider what the device will be used for.

Well, I want to have some goals to search for parts and devices

 

Do you intend to include any RF circuitry? or is the device simply going to have ADC/DAC parts on it?

My plan is to have a RF front-end but only one circuit. But I'm thinking in have a first version without it to speed development until get more people involved, or I have money :). 

 

What ever Computer interface you settle on keep in mind you can dial in or tweak the usable bandwidth by carefully selecting the number of bits per sample and the sampling rate

(IE use higher bit count ADC/DAC chips in the design, and drop bits between the RF end and the computer so they fit within the Data path of the computer interface.)

Of course. I plan to use  a FPGA to have filtering, sampling control and maybe a DDC DUC.
 

Personally for a very low cost board with good performance potential I would choose the PCI interface, but that's just me. It has a higher data throughput compared to USB 2.0

 My final undergraduate project was a gnuradio interface for the XtremeDSP board and the data throughput was not that good. But my hardware host was not "the last coke in the desert" as people say here. I'm thinking in use a Cyclone IV to use their PCIe hard IP. I guess you gave the suggestion. The question about  bandwidth came from my thoughts on computer interface. I'm between PCIe, Gie and USB 2.0.

[Justin Kelly]

I like to keep in mind that USB 2.0 is limited to about 25MB/s give or take, and that it is a polled interface. PCIe, and Gie on the other hand can generate interrupts within the PC.

Justin

[Christophe Donzelot (HB9TLN)]

Hi All.
I am new to this list.
I am a RF Design Engineer with strong interest on SDR topic.
I own a USRP1 hardware.
My interests are for wideband spectrum analysis in 2G,3G,4G cellular band and applications for hobby (Hamradio).
I've experience with Altium,Xilinx tools, and RF design.

Cypress has recently released a USB3 bridge based on a ARM9 core , the bus side has a 100MHz 32 bits.
PCIe is really interesting Ti has PCie links on newer Cortex-A8 parts and TMS320C66x DSP.
The new TMS320C66x DSP will run natively linux with 1.2GHz multicore architecture, it really a number cruncher.

The TMS320C6A8168 is a 1.5GHz Cortex-A8 part with SATA,PCIe and gigabit Ethernet interface, it is the same architecture than on the gumstix used in the USRP-E100.

Best Regards
Chris HB9TLN