[okl4-developer] What is microvisor image size

[raghun6]

Hi i have small memory size in one of the core of the SoC I am using. 32 K
for code memory and 12 K of SRAM. Of the 32K around 15K of memory is used
for by a small foot print OS. With such limited memory requirements can I
use microvisor on this SoC. What is the minimum memory requirements for
Microvisor in terms code memory and ram size.

If microvisor is too big for this core of the SoC are there any alternative
solutions.

Thanks & Regards
Raghu Nandan Ravi.




--
View this message in context: http://okl4-community-forum.9692.n2.nabble.com/What-is-microvisor-image-size-tp7577446.html
Sent from the OKL4 Community Forum mailing list archive at Nabble.com.

_______________________________________________
Developer mailing list
Deve...@okl4.org
https://lists.okl4.org/mailman/listinfo/developer

[Daniel Potts]

Hi,

What is the SoC?

For such a system, using a kernel such as the Microvisor with MMU-based memory protection is probably overkill. I suspect this SoC may have no memory protection or maybe just an MPU. In that case you'd have to modify the kernel to support the memory model. The outcome of this should be a kernel that fits in your memory constraints, but even then I think the answer and viability depend on what you want to do with it, and specifically what kernel features you need.

Daniel

[raghun6]

Dear Daniel,

Its a tri core MIPS based SoC, Heterogeneous Operating
Systems (App OS, RTOS & small foot print OS) running on the cores. The plan
of implementation of Microvisor is for resource management & data exchange
between the cores. Though we have HW IPC, it has limited shared memory,
what we are looking for a more reliable solution by using an embedded
Hypervisor.

There is a common SRAM of 1MB shared among the cores. As of now I cannot
reveal much details about the SoC.


Thanks,
Raghu Nandan Ravi









--
View this message in context: http://okl4-community-forum.9692.n2.nabble.com/What-is-microvisor-image-size-tp7577446p7577448.html