Google Groups no longer supports new Usenet posts or subscriptions. Historical content remains viewable.
Dismiss

Re: how i can generat VHDL or Verilog code from labview code

17 views
Skip to first unread message

jpaul

unread,
Jul 22, 2008, 7:10:23 PM7/22/08
to
Mouath,
 
There is no feature in LabVIEW to export your VIs as VHDL files. You are able to include your own HDL in your LabVIEW VI (using the HDL node). I encourage you to provide your feedback related to this issue at <a href="http://www.ni.com/contact" target="_blank">ni.com/contact</a>. The product suggestion submitted are taken seriously and reviewed by National Instruments.
&nbsp;
Cheers,
&nbsp;
JonahApplications Engineer
National Instruments
0 new messages