I want to use gem5 and simulate the x86 architecture with and without using multi caches i.e L1 L2 and L3 caches and also analyze the tradeoffs experimenting with different values of L1, L2, and L3 cache sizes.I am noob to this platform. Please help me get started. Thanks in advance.
--
You received this message because you are subscribed to the Google Groups "MV5sim" group.
To unsubscribe from this group and stop receiving emails from it, send an email to mv5sim+un...@googlegroups.com.
For more options, visit https://groups.google.com/d/optout.