You do not have permission to delete messages in this group
Copy link
Report message
Show original message
Either email addresses are anonymous for this group or you need the view member email addresses permission to view the original message
to Macsim Developer
Hi all,
I have a problem about the cache coherence. I check the code about KNOB_ENABLE_CACHE_COHERENCE, then find that the value of this parameter doesn't have effect on the simulator.
So I guess that in Macsim the L3 cache doesn't implement the cache coherence. Do i have an exact understanding?
Thanks for your time.
Best regards,
Applee
Kim, Hyesoon
unread,
Mar 29, 2016, 10:25:40 AM3/29/16
Reply to author
Sign in to reply to author
Forward
Sign in to forward
Delete
You do not have permission to delete messages in this group
Copy link
Report message
Show original message
Either email addresses are anonymous for this group or you need the view member email addresses permission to view the original message
to macsi...@googlegroups.com
Currently macsim by itself doesn’t support cache coherence.
You have to use sst-macsim for cache coherence support.
Sorry for the confusion
Hyesoon
--
---
You received this message because you are subscribed to the Google Groups "Macsim Developer" group.
To unsubscribe from this group and stop receiving emails from it, send an email to
macsim-dev+...@googlegroups.com.
For more options, visit https://groups.google.com/d/optout.
Applee
unread,
Mar 29, 2016, 8:36:14 PM3/29/16
Reply to author
Sign in to reply to author
Forward
Sign in to forward
Delete
You do not have permission to delete messages in this group
Copy link
Report message
Show original message
Either email addresses are anonymous for this group or you need the view member email addresses permission to view the original message
to Macsim Developer
Thank you for your help.
Now I have another question. I only use the macsim.
the number of cpu is 4
the number of gpu is 6
the number of l3 is 4
the number of mc is 2
For one cpu or gpu, such as cpu0 or gpu0, can it access all the l3 caches?