[LLVMdev] Scilab to Verilog
31 views
Skip to first unread message
manas ranjan Das
Sep 19, 2012, 5:40:48 AM9/19/12
to llv...@cs.uiuc.edu
Hi,
I am working on to implement Scilab codes to FPGA format i.e, a similar kind of c to vhdl by trident compiler.Is there anybody working on this?
Regards
Manas Das
Research Assistant
IIT-Bombay
I am working on to implement Scilab codes to FPGA format i.e, a similar kind of c to vhdl by trident compiler.Is there anybody working on this?
Regards
Manas Das
Research Assistant
IIT-Bombay
Reply all
Reply to author
Forward
0 new messages