One solution to this is to add extra bits to the register encoding. Here is
a pseudo code example if you have 8-bit register encoding:
class ARegister : Register <string Name, bits<16> enc> : Register <name> {
let HWEncoding = enc;
}
def A0 : ARegister <"A0", 0x100>
def A1 : ARegister <"A1", 0x001>
def A2 : ARegister <"A2", 0x002>
...
class InstFormat {
bits<9> Rn;
Inst{7-0} = Rn{7-0};
Inst{8} = Rn{8}
}
-Tom
> Is there any way to do that in TableGen? If not is there any example in the
> provided example codes?
>
> Cheers,
> ES
> _______________________________________________
> LLVM Developers mailing list
> llvm...@lists.llvm.org
> http://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-dev
_______________________________________________
LLVM Developers mailing list
llvm...@lists.llvm.org
http://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-dev