Dave Jiang
unread,Dec 13, 2016, 11:03:15 AM12/13/16Sign in to reply to author
Sign in to forward
You do not have permission to delete messages in this group
Either email addresses are anonymous for this group or you need the view member email addresses permission to view the original message
to Allen...@emc.com, jdm...@kudzu.us, linu...@googlegroups.com, Sandeep Mann, Zachary Ross
The offsets for the SZ registers are wrong. Updated.
Signed-off-by: Dave Jiang <
dave....@intel.com>
Reported-by: Sandeep Mann <
san...@purestorage.com>
Tested-by: Zachary Ross <
zachar...@intel.com>
---
drivers/ntb/hw/intel/ntb_hw_intel.h | 8 ++++----
1 file changed, 4 insertions(+), 4 deletions(-)
diff --git a/drivers/ntb/hw/intel/ntb_hw_intel.h b/drivers/ntb/hw/intel/ntb_hw_intel.h
index 6e8c182..f2cf8a7 100644
--- a/drivers/ntb/hw/intel/ntb_hw_intel.h
+++ b/drivers/ntb/hw/intel/ntb_hw_intel.h
@@ -152,10 +152,10 @@
#define XEON_SPAD_COUNT 16
/* Intel Skylake Xeon hardware */
-#define SKX_IMBAR1SZ_OFFSET 0x00d1
-#define SKX_IMBAR2SZ_OFFSET 0x00d5
-#define SKX_EMBAR1SZ_OFFSET 0x00d3
-#define SKX_EMBAR2SZ_OFFSET 0x00d6
+#define SKX_IMBAR1SZ_OFFSET 0x00d0
+#define SKX_IMBAR2SZ_OFFSET 0x00d1
+#define SKX_EMBAR1SZ_OFFSET 0x00d2
+#define SKX_EMBAR2SZ_OFFSET 0x00d3
#define SKX_DEVCTRL_OFFSET 0x0098
#define SKX_DEVSTS_OFFSET 0x009a
#define SKX_UNCERRSTS_OFFSET 0x014c