Hi everyone,I started trying to put together some instructions for booting Linux on the Opsis board at https://docs.google.com/document/d/1GfWKjrcfA27qbF8F9EtvRP5mzsaBjRzADfZTb5H8irw/edit#
They still need a bunch of modification / improvements before they will just work. I'm hoping to extend the support to the Arty & MimasV2 ASAP.One major issue at the moment is that the bare metal firmware needs the BIOS to jump to the DDR memory address (normal 0x400000), while to boot Linux we need to modify the BIOS to jump to the DDR location + 0x100 (which is the address of the reset exception vector).Solving this issue would make it much easier to switch back and forth between Linux and the bare metal firmware while developing.It's my understanding the vmlinux.bin binary we have should just be zeros between 0x0 and 0x100 and hence should just be all NOPs? However that doesn't seem to be working. FYI This also doesn't work in QEMU, so we should be able to solve it there...
Look forward to getting more things working soon!Tim 'mithro' Ansell
--
You received this message because you are subscribed to the Google Groups "Linux for LiteX FPGA SoC" group.
To unsubscribe from this group and stop receiving emails from it, send an email to linux-litex+unsubscribe@googlegroups.com.
To post to this group, send email to linux...@googlegroups.com.
To view this discussion on the web, visit https://groups.google.com/d/msgid/linux-litex/CAHLUNMyRjjOL%3DvW7iHdDQDjtEoC%2Bmd0BT3wCa8oXbtmmiSvYtw%40mail.gmail.com.
For more options, visit https://groups.google.com/d/optout.
On 3 Oct. 2017 11:56, "Tim Ansell" <mit...@mithis.com> wrote:Hi everyone,I started trying to put together some instructions for booting Linux on the Opsis board at https://docs.google.com/document/d/1GfWKjrcfA27qbF8F9EtvRP5mzsaBjRzADfZTb5H8irw/edit#Cool. I prefer wikis to Google docs. Could we instead put this on a GitHub wiki?
They still need a bunch of modification / improvements before they will just work. I'm hoping to extend the support to the Arty & MimasV2 ASAP.One major issue at the moment is that the bare metal firmware needs the BIOS to jump to the DDR memory address (normal 0x400000), while to boot Linux we need to modify the BIOS to jump to the DDR location + 0x100 (which is the address of the reset exception vector).Solving this issue would make it much easier to switch back and forth between Linux and the bare metal firmware while developing.It's my understanding the vmlinux.bin binary we have should just be zeros between 0x0 and 0x100 and hence should just be all NOPs? However that doesn't seem to be working. FYI This also doesn't work in QEMU, so we should be able to solve it there...Why are there noops for those locations?
Is there a reason we can't have the kernel start at the 0x0 location?
I'll take a look at what the kernel is sticking there.
--
You received this message because you are subscribed to the Google Groups "Linux for LiteX FPGA SoC" group.
To unsubscribe from this group and stop receiving emails from it, send an email to linux-litex+unsubscribe@googlegroups.com.
To post to this group, send email to linux...@googlegroups.com.
To view this discussion on the web, visit https://groups.google.com/d/msgid/linux-litex/eb20f8bc-6ec5-a5fe-c4a3-a03ca342b6df%40xobs.io.
On Tue, Oct 03, 2017 at 12:25:43PM +1100, Tim Ansell wrote:
> Hi everyone,
>On openrisc l.nop is 0x15000000, that might be an issue? 0x00 opcode is a
> It's my understanding the vmlinux.bin binary we have should just be zeros
> between 0x0 and 0x100 and hence should just be all NOPs? However that
> doesn't seem to be working. FYI This also doesn't work in QEMU, so we
> should be able to solve it there...
jump with 0x0 offset. I think maybe we can put something like this in the
kernel head.S.
.org 0x0
l.j 0x100
-Stafford
> Look forward to getting more things working soon!
>
> Tim 'mithro' Ansell
--
You received this message because you are subscribed to the Google Groups "Linux for LiteX FPGA SoC" group.
To unsubscribe from this group and stop receiving emails from it, send an email to linux-litex+unsubscribe@googlegroups.com.
To post to this group, send an email to linux...@googlegroups.com.
To view this discussion on the web, visit https://groups.google.com/d/msgid/linux-litex/20171003075206.GE2609%40lianli.shorne-pla.net.
Den 3 okt. 2017 09:52 skrev "Stafford Horne" <sho...@gmail.com>:On Tue, Oct 03, 2017 at 12:25:43PM +1100, Tim Ansell wrote:
> Hi everyone,
>On openrisc l.nop is 0x15000000, that might be an issue? 0x00 opcode is a
> It's my understanding the vmlinux.bin binary we have should just be zeros
> between 0x0 and 0x100 and hence should just be all NOPs? However that
> doesn't seem to be working. FYI This also doesn't work in QEMU, so we
> should be able to solve it there...
jump with 0x0 offset. I think maybe we can put something like this in the
kernel head.S.
.org 0x0
l.j 0x100Might be missing something here, but why not start bare-metal apps from 0x100 as well? That's how all bare-metal apps I use do it, except for my bootloaders. 0x100 is the reset vector defined in the or1k spec. One can argue if it's a good choice (wastes 256 bytes for example), but it is the standard way.//Olof
-Stafford
To post to this group, send an email to linux...@googlegroups.com.
> Look forward to getting more things working soon!
>
> Tim 'mithro' Ansell
--
You received this message because you are subscribed to the Google Groups "Linux for LiteX FPGA SoC" group.
To unsubscribe from this group and stop receiving emails from it, send an email to linux-litex+unsubscribe@googlegroups.com.
To view this discussion on the web, visit https://groups.google.com/d/msgid/linux-litex/20171003075206.GE2609%40lianli.shorne-pla.net.
For more options, visit https://groups.google.com/d/optout.
--
You received this message because you are subscribed to the Google Groups "Linux for LiteX FPGA SoC" group.
To unsubscribe from this group and stop receiving emails from it, send an email to linux-litex+unsubscribe@googlegroups.com.
To post to this group, send email to linux...@googlegroups.com.To view this discussion on the web, visit https://groups.google.com/d/msgid/linux-litex/CAKaYPCM%2B%3DACsCx-utASyp-PLA_bAMBqs7FEOWJ2fxGBzMTbeZg%40mail.gmail.com.
To view this discussion on the web, visit https://groups.google.com/d/msgid/linux-litex/CAHLUNMzA%2Bnm9Vb0WHqozUmjZcm5dBWnab8DC2agO8hORHxF1%2BQ%40mail.gmail.com.