Immediate - Design & Validation Engineer - Austin, TX - 6 month -
anand atkrg
Please do let me know the availability of your consultants. If so, please do reach me at an...@krgtech.com, anand...@gmail.com.
Our client is looking for Design & Validation Engineer
Location: Austin, TX
Duration: 6 month contract
Rate: DOE
1 position for Design & Validation Engineer
Exhaustive hands-on experience in Verilog / System Verilog, Shell Scripting.
Experience on Altera Q-II flow, Cadence Build Gates / PKS Synthesis tool and Linux environment is highly desirable.
Design experience in PCIe, HDMI, HD-SDI, Image Processing Pipeline, DDR3C, H.264, XAUI, J2K Decoder etc. logic block is preferable.
If interested, please do reply with your updated resume along with the details requested below.
Current Location:
Availability:
Rate:
Interview contact number:
Regards
Anand
KRG Technologies Inc
Phone: 661 310 1202 | Fax: 661 257 9968
Email:an...@krgtech.com|URL:www.krgtech.com
DISCLAIMER:
This communication is confidential and may be legally privileged. If you are not the intended recipient, (i) please do not read or disclose to others, (ii) please notify the sender by reply mail, and (iii) please delete this communication from your system. Failure to follow this process may be unlawful. Thank you for your cooperation.