Download Modelsim 6.5 Full Crack 11
0 views
Skip to first unread message
Eliora Shopbell
Jun 12, 2024, 11:17:58 PM6/12/24
to liemesunrio
I am trying to run the specman environment with modelsim simulator. My source code is in VHDL. As per the example in cadence installatuion directory I did instantiate a specman component in vhdl testbench but still it's giving error in compilation time as:
Reply all
Reply to author
Forward
0 new messages