Groups
Groups
Sign in
Groups
Groups
snickerdoodle forum
Conversations
Labels
-
3dPrinter
BSP
Battery
Bitstream
Card
Component
Design
FSBL
JTAG
Linux
Lithium
MachineKit
PCB
PIN
Power
Pynq
SDSoC
Smasher
SnickerdoodleRev3
Status
U-boot
UIO
Vivado
WiFi
Zynq
black
board_part
boot
breakyBreakyR
breakyBreakyRev3
hostapd
le
piSmasher
prime
qemu
qspi
schedule
update
virtualization
About
Send feedback
Help
snickerdoodle forum
Contact owners and managers
1–10 of 268
Hello and welcome to the
official
snickerdoodle forum - your one-stop-shop for questions, comments, suggestions, and all things snickerdoodle!
Mark all as read
Report group
0 selected
nl7...@gmail.com
, …
Rob Barris
7
6/22/18
Vivado Connecting to Target
I use the HS3, works like a charm via breakyBreaky. I did have to trim the shrink-tubing around the
unread,
Vivado
Vivado Connecting to Target
I use the HS3, works like a charm via breakyBreaky. I did have to trim the shrink-tubing around the
6/22/18
jennan...@gmail.com
,
Bush
4
3/30/18
Q&A
Having trouble with getting PL to output anything.
It works now, thanks.
unread,
Bitstream
Design
Vivado
Q&A
Having trouble with getting PL to output anything.
It works now, thanks.
3/30/18
David Palmer
, …
Varun Nagpal
4
4/3/18
New Snickerdoodle best practices?
Hi I have somewhat related question. On my laptop, I am currently running dual boot configuration
unread,
Pynq
Vivado
New Snickerdoodle best practices?
Hi I have somewhat related question. On my laptop, I am currently running dual boot configuration
4/3/18
David M
,
Bush
2
1/2/18
Q&A
Is it possible to use 'exported hardware' and udev to dynamically load kernel drivers to control FPGA cores?
I'm not sure exactly what you're describing but there is not a way to directly parse and load
unread,
Linux
Vivado
Zynq
Q&A
Is it possible to use 'exported hardware' and udev to dynamically load kernel drivers to control FPGA cores?
I'm not sure exactly what you're describing but there is not a way to directly parse and load
1/2/18
isl...@gmail.com
,
weath...@krtkl.com
2
9/26/17
PL Clock Source
The preferred method would be to use the IP packager in Vivado to create an IP Integrator block and
unread,
Vivado
PL Clock Source
The preferred method would be to use the IP packager in Vivado to create an IP Integrator block and
9/26/17
Raybo
,
Bush
3
4/20/17
Snickerdoodle Prime LE board file for Vivado 2016.4
Bush , I successfully downloaded the "Snickerdoodle Prime LE" board file from "https:/
unread,
Vivado
le
prime
Snickerdoodle Prime LE board file for Vivado 2016.4
Bush , I successfully downloaded the "Snickerdoodle Prime LE" board file from "https:/
4/20/17
osh...@me.com
, …
weath...@krtkl.com
21
8/19/17
Q&A
USB JTAG Access
I agree that having to do that for bare metal sucks. The USB JTAG adapters like the Digilent one have
unread,
Vivado
Q&A
USB JTAG Access
I agree that having to do that for bare metal sucks. The USB JTAG adapters like the Digilent one have
8/19/17
Rob Barris
,
krtkl inc.
4
7/6/16
New tool to ease Vivado / Zynq development - 'genx'
Awesome, Rob!! On Tuesday, July 5, 2016 at 11:21:10 PM UTC-7, Rob Barris wrote: genx update: I did
unread,
Design
Vivado
Zynq
New tool to ease Vivado / Zynq development - 'genx'
Awesome, Rob!! On Tuesday, July 5, 2016 at 11:21:10 PM UTC-7, Rob Barris wrote: genx update: I did
7/6/16
krtkl inc.
3/3/16
snickerdoodle development tools (Vivado HLx)
For those interested in figuring out what the deal is with the (free) Vivado High Level Synthesis
unread,
Vivado
Zynq
snickerdoodle development tools (Vivado HLx)
For those interested in figuring out what the deal is with the (free) Vivado High Level Synthesis
3/3/16
Jean-Paul Buu-Sao
,
krtkl inc.
3
2/11/16
Are the board part files available for download?
Hi JP, Glad you were able to find them! We're looking forward to the availability of the boards
unread,
Design
Vivado
board_part
Are the board part files available for download?
Hi JP, Glad you were able to find them! We're looking forward to the availability of the boards
2/11/16