If this is in vhdl or verilog, I wouldn't try to wrap the altera libraries with xilinx stuff. Just put it under a revision control system like git or hg, check in your initial xilinx commit, and then rip the stuff out if you don't plan on going back to xilinx any time soon. The start in earnest on your new Altera stuff. Take this as a good opportunity to separate your xilinx/altera proprietary stuff in to nice libraries that you can easily include or uninclude in the future rather than mixing and matching your generic code with proprietary code.
About Xilinx
Xilinx develops highly flexible and adaptive processing platforms that enable rapid innovation across a variety of technologies - from the cloud to the edge and to the endpoint. Xilinx is the inventor of the FPGA and Adaptive SoCs, designed to deliver the most dynamic processor technology in the industry. We partner with our customers to create scalable, differentiated and intelligent solutions to enable the adaptable, intelligent and connected world of the future. For more information, visit www.xilinx.com.