Dear Anand,
Please check Vector Table Offset Register(VTOR). From datasheet make sure it has this facility or not.
For Cortex M0 has a memory remap feature on its memory system and it is not a part of the processor to allow Vector Table Access to be Optionally redirected to the SRAM.
In the case of Cortex M3/4, there is a Vector Table Offset Register to Relocate the Vector Table to CODE or SRAM memory.
For most ARM cores (ex: ARM9, ARM10) including 8051, the vector table can be located at either address 0x0000 or 0xFFFF0000.Which is used is controlled by a Reset Signal and then by CP15 Control Register after RESET.
POINT TO BE NOTED: This is Virtual address 0x0000 or 0xFFFF0000
Cores that Support Trust Zone(ex: Cortex A-Series) can override the vector table location, and use any ADDRESS and controlled by CP15 Control Register, So for Reset itself, we are still limited to the 2 locations.
Try Vector Table Remapping from the below link,